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SUMMARY
The main objective of this thesis is to develop a new design paradigm that com-
bines microarchitecture design and circuit design with physical design for deep submicron
technology. For deep submicron technology, wire delay will be the bottleneck for high per-
formance microarchitecture design. Given the location information, inter-module latency
can be calculated and hence, performance of the system can be estimated.
In this thesis, we present a novel microarchitectural floorplanning that can help computer
architects tackle the wire delay problem early in the microarchitecture design stage. We
show that by employing microarchitectural floorplanning up to 40% performance gain can
be achieved. We also extend the framework to include three dimensional integrated circuit
(3D-IC). 3D-IC is a new integration technique that is also introduced to address the wire
delay issue in deep submicron technology. By combining microarchitectural floorplanning
with 3D-IC, we show that wire delay impact can be reduced substantially. We also show
that not only the module location, but also the module size can impact the performance.
Adaptive search engine is introduced to identify the right module size. Using our adaptive
search engine, we show that the system can identify good module sizes that help improve
the performance with a shorter run-time than the limited runtime brute force search.
Our microarchitecture-aware physical planning assumes that the target clock period
can be achieved by inserting more flip-flops into the system. Inserting flip-flops along the
wires can make the system meet the timing constraints without violating correctness of
the circuit on that path because the function of the wire is to transfer signal from one
location to another. However, inserting the flip-flop along the paths that consist of gates
cannot guarantee the correctness of that path. A circuit optimization technique that allows
flip-flop insertion along circuit path is called retiming. In this dissertation, We show that
retiming can be used to achieve target clock period in microprocessor design. With the
same target clock period, power reduction technique can be combined with retiming to help
xiii
reduce the power consumption. We show that up to 34% power reduction can be achieved
without timing violation. Furthermore, to tackle the problem of process variation in deep
submicron, we also propose a modified retiming that can tolerate errors from statistical
timing computation. We show that our statistical retiming algorithm provides close results




According to the projection of the International Technology Roadmap for Semiconductors
(ITRS) [103], deep submicron process technology will soon be able to integrate more than
one billion transistors onto a single monolithic die. Given the continuing and fast minia-
turization of transistor feature size, global wirelength is becoming a major hindrance in
keeping performance scalable since its relative delay to the gate delay gradually worsens
as technology continues to shrink. Local wirelength, on the other hand, will scale with a
marginal impact in adding extra delay with respect to the same process technology [56]. De-
spite the new type of materials, novel circuit techniques or modern architectures, including
nano-technology, this global interconnect limit still persists because of the nature of device
physics and results in a substantial performance impact for chips manufactured with deep
submicron technology, particularly for microprocessors that keep pushing the envelope of
high performance as the primary design objective.
With this global interconnect bottleneck, physical design, which is currently performed
after logic synthesis, becomes of interest. The VLSI design methodologies, which are com-
posed of architecture design, circuit design, logic synthesis, physical design, and fabrication,
in that order as shown in Figure 1, have to be modified to address the wire delay issue.
Information from physical design can help guide other design methods for superior perfor-
mance improvement. Changing gate/module location can result in longer/shorter wires and
hence increase/decrease wire delay. Integrations and iterations of physical design with other
design paradigms is likely to be how next-generation circuit/processor design is employed.
For the last decade, because of the dramatic advancement of microelectronics and man-
ufacturing technology, computer architects were able to improve processor performance
simply by adding more computing capability and increasing resource capacity, for example,
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Figure 1: VLSI Design Process
improving speculation by employing complex branch predictors, to name a few. All of these
architectural enhancement effectively resulted in higher processor performance in the past.
On the other hand, CAD tool developers and circuit designers try to reduce the cycle time
as much as possible, paying little attention of the entire design at the architectural level.
With the increasing impact of global wire length, however, such design methods could lead
to less optimal, if not totally ineffective, designs because of the intra-chip communication
latency. Thus, the physical design method is required to be changed by taking the wires
into account.
In this dissertation, microarchitecture-aware physical planning is proposed as a new
design paradigm for the next generation microprocessor design. Microarchitecture-aware
physical planning integrates microarchitecture design with physical design. A floorplanning
algorithm that considers the location of each module in order to improve the performance
of the microarchitecture is developed. Another promising technique that receives higher
attention for tackling wire delay issues is three-dimensional integrated circuit (3D-IC). 3D-
IC has additional advantage over traditional integrated circuits since layers of circuit can be
stacked on top of each other, and hence, wire delay can be reduced dramatically. However,
when many layers of circuits are stacked together, heat dissipation becomes the problem
and temperature aware floorplanning has to be performed. The microarchitecture-aware
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physical planning framework is extended to consider both performance and temperature
on 3D-ICs. Next, we show that not only the location information is important, but also
the size of each module. With the bigger (smaller) module size, it requires longer (shorter)
wirelength to connect these modules, and hence, higher (lower) wire delay is accordingly.
The design space exploration technique that searches for the right module size in a given
technology is studied.
The microarchitecture-aware physical planning discussed so far is assuming that the
target clock period can be achieved by inserting more flip-flops into the system. Inserting
flip-flops along the wires can make the system meet the timing without violating the cor-
rectness of the circuit on that path because the function of the wire is to transfer signal
from one location to another. However, inserting flip-flops along the paths that consist of
circuit gates cannot guarantee the correctness of that path. A circuit optimization tech-
nique that allows flip-flop insertion along circuits path is called retiming [75]. The objective
of microarchitecture-aware circuit placement is to achieve the target clock period with min-
imum flip-flop insertion. In addition, when the target clock period is met, in some paths
of the circuits, there is some timing slack available. We propose a retiming technique that
used these available slack to decrease the power consumption. In addition, to overcome the
issue of process variations, we use the statistical retiming that captures the manufacturing
variations.
By combining the techniques that we propose, the VLSI design process has to be mod-
ified by including the integration between microarchitecture design and physical design. In
addition, the design decision made early in the high level design process has to be respected
by subsequent VLSI design steps. The new VLSI design process for microarchitecture-aware
physical planning is shown in Figure 2.
1.1 Problem Statement
This research work addresses a novel design paradigm for high performance microarchitec-
ture design for deep submicron technology. To sustain Moore’s Law, the wire delay has to
























Figure 2: New VLSI Design Process
In this dissertation, we study the microarchitecture-aware physical planning to address
the performance issue (especially the wire delay problem) for deep submicron technology.
However, considering the performance alone might not be enough or realistic, and hence,
other constraints such as area, power, and temperature require to be imposed as well. Our
research provides a new design technique that integrates microarchitecture and physical
design to improve the performance of high performance microarchitecture design for deep
submicron technology.
1.2 Contributions
In this dissertation, we present microarchitecture-aware physical planning framework. This
framework can help computer architects address the wire delay issue during the early stage
of microprocessor design.
The following items are the main contributions of this research:
• Microarchitectural Floorplanning: We propose a paradigm shift in traditional
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microarchitecture and physical design. The framework consists of microarchitectural
design space exploration, microarchitectural floorplanning, and retiming. Microarchi-
tectural design space exploration searches for the right size of each module, whereas
microarchitectural floorplanning identifies the location of each module. To achieve tar-
get clock frequency, retiming technique is used in conjunction. We propose a modified
retiming that can handle process variations in deep submicron technology
• Microarchitecture-Aware Physical Floorplanning We propose a novel design
technique that integrates floorplanning with microarchitecture design. By performing
microarchitectural floorplanning in the early phase of the design, wire delay infor-
mation becomes available, and hence, can be used to estimate microprocessor per-
formance. We achieve substantial gains in performance over the microarchitecture
design without microarchitectural floorplanning.
• 3D Microarchitectural Floorplanning: 3D-IC is a new technique that addresses
wire delay issue. By stacking silicon wafers on top of each other, wire delay can
be reduced. We extend our microarchitecture floorplanning to consider 3D-ICs. We
show that substantial improvements in performance can be obtained by increasing the
number of layers of 3D-IC. However, when wafers are stacked together, temperature
becomes a major issue of concern. Without considering temperature, 3D integration
can result in thermal run away and chip break downs. Hence, we extend our objective
to consider both performance and temperature during our design.
• Microarchitectural Design Space Exploration: In the past, microarchitecture
design gains the advantages of available die area by increasing the module size. With
wire delay impact, this no longer holds. Enlarger the module size implies longer wire-
length, which in turn increase the wire delay. Hence, searching for the right module
size becomes important. We propose microarchitectural design space exploration to
search for proper module size. In addition, we combine it with microarchitectural
floorplanning to obtain substantial performance gain.
• Microarchitecture-Aware Circuit Placement with Retiming: So far, we have
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proposed a technique that considers the interaction between microarchitecture design
and physical design. To achieve target clock period, we propose a retiming technique.
By inserting flip-flops as the primary output of each module, the target clock period
can be achieved. The objective here is to minimizing the number of flip-flops and the
power consumption on that module. Also, in the presence of process variations in
deep submicron, we use the statistical retiming to achieve the target clock period.
1.3 Thesis Organization
The dissertation is organized into nine chapters.
• CHAPTER I. INTRODUCTION: This chapter introduces microprocessor design
issues for deep submicron technologies. It also summarizes the contributions of the
thesis and explains organization of the thesis.
• CHAPTER II. ORIGIN AND HISTORY OF THE PROBLEM: This chapter
describes previous work in microarchitecture-aware physical planning and retiming.
• CHAPTER III. MICROARCHITECTURAL FLOORPLANNING: This chap-
ter introduces the novel microarchitectural floorplanning technique. The mathemat-
ical formulation to solve the problem is presented. Then, the modified architecture
to support non-uniform latency is discussed. Finally, the experimental results are
illustrated.
• CHAPTER IV. 3D MICROARCHITECTURAL FLOORPLANNING: This
chapter extends microarchitectural floorplanning to consider three dimensional inte-
grated circuit (3D-IC). The mathematical model is extended to include 3D properties
such as via and temperature. Finally, the experimental results are reported.
• CHAPTER V. MICROARCHITECTURAL DESIGN SPACE EXPLO-
RATION: This chapter proposes a design space exploration for the right module
size that results in enhancing the performance of the system. The gradient search is
proposed to identify the module size. Then, the experimental results are shown.
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• CHAPTER VI. MICROARCHITECTURAL-AWARE CIRCUIT PLACE-
MENT WITH RETIMING: This chapter explains how retiming can help microarchitecture-
aware physical planning. In addition, it discusses about a technique that can be used
to reduce the target clock cycle with the same number of the flip-flop. In addition,
it proposes the physical planning with retiming technique that considers the power
consumption of the circuit while maintaining the target clock period.
• CHAPTER VII. MICROARCHITECTURAL-AWARE RETIMING AND
VOLTAGE ASSIGNMENT: This chapter proposes a way to reduce the power
consumption while maintaining the same target clock period by using both supply
and threshold voltage assignment. Mathematical programming is formulated to solve
the problem.
• CHAPTER VIII. MICROARCHITECTURAL-AWARE CIRCUIT PLACE-
MENT WITH STATISTICAL RETIMING” This chapter considers retiming in
the presence of process variation. It shows that the deterministic retiming algorithm
can not be used to solve the process variation issue. Then, the modified version of
retiming algorithm that can tolerate the error from statistical timing computation
is proposed. Finally, the results show that the proposed approach can perform the
statistical timing analysis that is close to the results from Monte-Carlo simulation.
• CHAPTER IX. CONCLUSION: This chapter summarizes the major accomplish-
ment of this dissertation.
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CHAPTER II
ORIGIN AND HISTORY OF THE PROBLEM
2.1 Background
In this section, we explain the important concepts used in this dissertation. The VLSI design
methodologies are composed of architecture design, circuit design, logic synthesis, physical
design, and fabrication, in that order. Physical design is the process of identifying gate
location after circuit representation (or netlist) is available from logic synthesis processes.
It is composed of four main processes: partitioning, floorplanning, placement and routing.
Floorplanning and placement, often referred to as physical planning, are the processes that
identify location of modules or gates. The difference between floorplanning and placement
is that floorplanning is the algorithm used to identify the location of flexible modules,
which are modules that have a fixed area, but their width and height can be changed
under some aspect ratio, whereas placement considers only non-flexible modules/gates.
The traditional objective of floorplanning is reducing area and total wirelength, while the
traditional objective of the placement algorithm is to minimize total wirelength. However,
lately there are more objectives introduced into physical planning, including performance,
power, temperature, and so forth.
The floorplanning algorithm can be classified into two classes: slicing floorplanning and
non-slicing floorplanning. The slicing floorplanning algorithm [109, 129, 130] generates a
slicing structure, which is a rectangular dissection that can be obtained by repetitively
subdividing rectangles horizontally or vertically. Its optimal solution can be computed in
polynomial time. However, it cannot provide a high-quality solution compared with the non-
slicing floorplan, especially for the area objective. Non-slicing floorplanning, on the other
hand, is an NP-hard problem. The non-slicing floorplanning algorithm can be classified into
two approaches: mathematic programming based [114, 133] and heuristic based [82, 83] such
as simulated annealing[82, 83] and simulated evaluation[96].
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The placement problem can be classified into two classes: global placement and detailed
placement. Global placement identifies the location where groups of cells should be located,
whereas detailed placement provides a detailed location for each cell so that the global
placement solution is preserved. Recently, global placement has played a significant role
because of the increase in circuit constraints and complexities. Global placement algorithm
can be classified into three major approaches: analytical approaches [42, 68], simulated
annealing approaches [112, 115], and mincut-based approaches [13, 57, 126, 6, 17]. Mincut-
based approaches use top-down approach to recursively partition circuits into sub-netlists
and assign gates to the tiles. Based on its fast running time and flexibility in handling
various constraints, The mincut-based algorithm has been adopted in many modern state-
of-the-art placements, including a state-of-the-art timing driven placement [33].
2.2 Microarchitecture Floorplanning
With the growing concern on global wire delay, there exists a number of research efforts
focusing on different aspects, including circuits, microarchitectures, and the combination
of logic synthesis and physical design. Agarwal et al. in [5] raised the issue of the wire-
length impact on designing conventional microarchitectures. They showed that reducing
the feature size and increasing the clock rate do not necessarily imply an overall perfor-
mance improvement for deep submicron processor designs. Cong et al. [35] confirmed their
observation and showed that without considering clock speed, Instruction Per Cycle (IPC),
widely used in architecture research, can be misleading in evaluating the performance of
next-generation processors. To be able to achieve a high clock frequency rate, inserting
flip-flops between modules that can result in deeper pipelining, as suggested in [76], is
required.
More recently, Sankaralingam et al. [98] proposed a new data bypassing mechanism
that enhances performance when multi-cycle bypassing delays are needed in a processor. In
logic synthesis, novel techniques [30, 52] were proposed to improve performance by applying
wiring-aware logic synthesis. These techniques provide more location information in the
phase of logic synthesis, leading to overall performance improvement. However, postponing
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the optimization until after the logic synthesis phase completes can be time consuming
and inapplicable to custom designs. A similar work in microarchitecture floorplanning was
proposed in [78]. In this work, many simulated points from different floorplans have been
simulated in advance, and performance results with their correspondent floorplan are stored
in a table. During the floorplanning, the algorithm tries to look at the floorplan solution
from the table and report the instruction per cycle (IPC) value if it is mapped with stored
data. However, if the mapping with floorplan solution cannot be found from the table, then
the trajectory method is used to predict what the IPC value should be based on those data
storing.
As the next generation processors increase in complexity, there are many parameters
that can be changed to optimally achieve the objective of high performance processor de-
sign. An assignment of a value to each of these parameters affects the overall performance,
power, and area. Also, the applications that run on these processors impact the performance
giving an additional dimension to the search space of the optimal parameter selection. The
microprocessor designer faces a great challenge in determining the correct set of parameters
leading to a configuration in multi-objective design space, like performance-area, timing-
power trade-off, or just performance alone. In practice, optimizing for one objective may
affect the other design objectives. A more straight forward approach may be to do an
exhaustive search by brute force, which may not be effective as the design space is very
huge. It may not be even possible to simulate all the configurations to determine the best
configuration. Cong et al [35] used microarchitecture evaluation with physical planning
that considers both IPC and clock cycle time in the floorplan design. They introduced a
new type of move in the simulated annealing engine called configuration selection. When a
new configuration is selected the dimensions and the timing characteristics of some blocks
change, giving rise to a new IPC. Multi-objective design space exploration using Genetic
Algorithms have been proposed for efficiently exploring a parameterized system-on-chip
architecture to discover Pareto-optimal configurations [92]. They use a genetic algorithm
framework called SPEA2 which when applied to design space exploration, is very effective
in finding points that are along the actual Pareto-optimal front. Tony et al. [49] modeled
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the dependencies between the parameters as a directed dependence graph and proposed
an algorithm to search the configuration space to determine the optimal Pareto points for
different objectives. HP Labs and STMicroelectronics [44] designed a customizable and scal-
able VLIW processor technology called Lx, that allows variations in instruction issue width,
instruction set and few structures based on the target application. HP Labs Program-In,
Chip-Out (PICO) project [99] focuses on automatic design from high-level specifications.
The PICO system compiles the source code into a custom hardware design in the form of a
parallel, special-purpose processor array. The user, or a design exploration tool, can specify
the number of processing elements and their performance. The Tensilica’s [131] Xtensa pro-
cessor architecture and processor generator provide designers with a powerful and unique
way to create optimized processors and ancillary circuits for System-On-Chip (SOC) imple-
mentations. A code-analysis and hardware-generation tool automatically creates processor
extensions that accelerate critical functions in C/C++ source code. Custom extensions can
include new instructions, registers, and function units. The tool can evaluate thousands of
possible extensions and sort them by performance (clock cycles) and efficiency (gate count).
2.3 Retiming
Retiming [75] is a logic optimization technique that shifts the position of flip-flops (FFs) for
delay minimization or FF reduction [75]. Recently, retiming has become more attractive in
physical design when wire delay is more essential in the context of deeper submicron tech-
nology [104, 56]. Exploiting geometric information enables us to further enhance retiming
techniques with placement since location information is available, wire delay calculation
becomes more accurate.
Retiming-based placement can be classified into two approaches: iterative approach and
simultaneous approach. The iterative approach [116, 85, 86] first performs placement or
floorplanning, followed by retiming. The alternative approach [33, 104, 35] simultaneously
performs placement or floorplanning with retiming by incorporating retiming information
during placement. In [35], the authors suggest that the latter approach is better than the
former with respect to retiming delay improvement. In [33], a state-of-the-art approach
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for mincut-based placement with retiming, so called GEO, was proposed. The concepts
of sequential arrival time (SAT) [93] and sequential required time (SRT) were adopted
here. Then, the sequential slack value, which is used to identify critical gates/clusters
after retiming, is computed as the difference between SRT and SAT. Cong et al. [35]
extended [33] by generalizing the model to handle the gates/clusters with multiple outputs.
Two parameters that play a critical role in delay weight-based algorithms are ε and α: ε
determines the size of the sub-network, so called the ε-network, that contains timing critical
nodes, whereas α determines the amount of additional weights added to the nets in the ε-
network. Both [33] and [35] fix α and ε during the entire pass of their algorithm. In [104, 69],
the authors propose a way to identify critical edges using criticality distribution. However,
with their method, one has to iteratively search until they find a proper ε-network and net
weight constant α are found. This is time consuming, and for some circuits, it is hard to
achieve.
Increasing clock speed in high-performance circuit design results in higher switching
activities and hence more required power consumption. Power is one important objective
in circuit design, and it is proportional to switching activity, supply voltage (Vdd), and
capacitance. Wire capacitance can be calculated more accurately during the physical design
process when wire distance is known or can roughly be approximated. Much power-driven
physical planning research has been proposed including [124, 22, 123, 31]. Most of these
works try to address dynamic power dissipation by moving high switching gates and their
fan-out gates closer together.
With the decrease in feature size in deep submicron technology, it is harder to control
device parameters such as effective gate length, doping concentrations, and oxide thickness
during the manufacturing process. This problem is referred to as process variations. Pro-
cess variations can be classified into two classes: inter-die process variations and intra-die
process variations. Inter-die process variations are the variations between different die of
a wafer, between different wafers, and between different wafer lots. On the other hand,
intra-die process variations are variations within the same die. These process variations
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have a subsequent impact on circuit delay [12, 80, 84, 77, 2]. Gate and wire delay can-
not be considered deterministic numbers as in traditional timing analysis methods, and
randomness has to be involved during delay computation. Timing analysis with the prob-
ability distribution function (randomness) included is referred to as statistical timing anal-
ysis (STA). STA can be classified into two classes: Monte-Carlo-based approach [55, 62]
and analytical approaches [37, 10, 20, 4, 90, 73, 125, 91, 71, 3, 23, 65]. The Monte-Carlo
approach is the most accurate. However, it results in a large and prohibited runtime for
large circuits. The analytical approach has faster runtime but suffers loss in accuracy and
can be divided into two classes: path-based approach [20, 91] and block-based approach
[37, 10, 4, 90, 73, 125, 71, 3, 23, 65]. The path-based approach is based on a depth-first
search manner, whereas the block-based approach is based on a breadth-first search. The
disadvantage of the path-based approach is that enumerating all possible paths requires
an exponential runtime. The block-based approach has gotten more attention recently be-
cause of its practical runtime. However, compared with traditional approaches, STA is
still time consuming. This is because statistical timing computation requires propagating
the probability distribution function(PDF)/cumulative distribution function(CDF) along a
netlist instead of just a number as in traditionally timing analysis. Another reason is the
correlation. Unlike inter-die variations, intra-die process variations exhibit some correlation
between some paths (reconvergent path correlation) and within the same region (spatial
correlation). If gates, wires, paths, or regions are correlated, the covariance information has
to be propagated throughout the netlist for subsequent computation. Hence, a large mem-
ory space is required to store this covariance table. Slow timing analysis can make physical
design fail since thousands or millions of timing analysis have to be performed depending
on circuit size. To alleviate this runtime problem, many approaches had been proposed.
Agarwal et al. [4] proposed a technique to use discrete PDF/CDF instead of continuous
function. However, only reconvergent path correlation had been considered in their study.
The authors also proposed the graph reduction technique, which can reduce problem size
and further reduce its runtime. Upper bound and lower power computation is used for path
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pruning. In [3], the authors extended their previous work by considering spatial correla-
tion. However, reconvergent path correlation is handled by assuming it as an upper bound.
This can lead to an inaccurate approximation. Devgan et al. [37] showed that piece-wise
linear PDF/CDF can be used more efficient than discrete PDF/CDF. Chang et al. [20]
introduced the concept of principal component analysis (PCA) to STA computation so that
many correlated delay terms can be handled more efficiently. Bhardwaj [10] computed STA
using the Bayesian network. However, it still results in exponential runtime with large
circuits. Le et al. [73] suggested an efficient way to store a correlation table. Orshansky
et al. [91] proposed the technique of handling non-Guassian distribution. Visweswariah et
at. [125] introduced the concept of a tight bound to efficiently identify the critical path. In
addition, they also proposed the concept of probability arrival time and probability required
time to compute path criticality. This is done by assuming that the delay model is in the
first-order form, similar to the PCA approach, when each delay term in the delay model is
independent. Both gate and wire delay distributions are assumed to be Gaussian (normal).
Combining several techniques, STA from this method has linear complexity in circuit size.
In [71, 23] extended STA to support sequential circuits. This is done by considering setup




In this chapter, we advocate the coalition of architecture design and physical design. By
considering both simultaneously, a much better overall performance improvement for micro-
processor design in deep submicron technology is expected. Here, profile-guided microarchi-
tectural floorplanning that considers physical location information during the design phase
is proposed.
The rest of this chapter is organized as follows. Section 3.1 overviews the implication
of IPC, clock speed, and flip-flop (FF) insertion. Section 3.2 presents the overall design
flow and problem formulation. Section 3.3 introduces the profile-guided floorplanning and
its mathematical foundation. A description of the microarchitectural framework follows
in Section 3.4. Then, the experimental results are shown in Section 3.5. Finally, this
chapter is concluded in Section 3.6.
3.1 Wire Delay Issues
Ho, Mai and Horowitz in [56] classified wires into three categories based on their delay
impact: 1) wires that scale in length, such as local wires within logic blocks; 2) wires that
do not scale in length and is super-linear when feature size is reduced; 3) repeated wires,
i.e., long wires with repeated buffers inserted on them. The propagation delay of a repeated
wire can be represented by the equation below, where Rd is the driver resistance, w is the
width of the driver transistor, Cd and Cg are diffusion and gate capacitances per unit width,
Rw and Cw are wire resistance and capacitance per unit length, l is the repeater segment
length, and β is the pMOS to nMOS sizing ratio.
D = 0.7n
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Figure 3: Impact of wire delay and FF insertion on module access latency. Moving module
2 from left to right causes the length of wire to increase. This requires more FFs to be
inserted in order to meet the clock period constraint, which in turn causes the access
latency to increase.
In next generation deep submicron processor design, it is likely that repeaters will be
inserted frequently for global wires to prevent the wire delays from becoming non-linear. In
this chapter, repeated wires are assumed, and the performance impact from the perspective
of floorplanning is examined. Based on the predicted values of resistance, capacitance
and other parasitic parameters from [102, 56], repeated wire delay is approximated to be
80pS/mm for 30nm technology. This is used as the baseline for the discussion in Section
3.3.1. Note that a FO4 gate delay for 30nm is approximately 17pS.
Flip-flop insertion is a technique to alleviate the impact of wire delay for achieving the
target clock frequency. A deeper pipelining enabled by flip-flop insertion results in a higher
clock frequency and higher BIPS (billion instructions per second) [76]. Nevertheless, the
improvement cannot always be anticipated especially for designs with a small feature size.
The reason is that flip-flop insertion may cause IPC degradation from its increased latency,
as shown in Figure 3. Therefore, inserting flip-flops without a meticulous measure does not
guarantee an overall performance improvement. It is possible that a change in the number
of flip-flops on wires may require a redesign of the control units and an update on the
microarchitectural floorplanning. Allocating a larger size for the control units such that


























Figure 4: Overview of the profile-guided microarchitectural floorplanning framework.
3.2 Problem Formulation
3.2.1 Design Flow
An overview of the profile-guided microarchitectural floorplanning is shown in Figure 4.
The framework combines technology scaling parameters and the execution profiling infor-
mation of applications to guide the floorplanning step of a given microarchitecture design.
First, a machine description is provided as an input to the microarchitecture simulator, in
which profiling counters were instrumented for bookkeeping module-to-module communi-
cation. Then a cycle-accurate simulation is performed to collect and extract the amount of
interconnection traffic between modules for a given benchmark program. For cache-like or
buffer-like structures, the area and module delay are estimated using an industry tool from
HP Western Research Labs called CACTI [101]. For scaling other structures such as ALUs,
GENESYS [41] developed at Georgia Institute of Technology is used.
After the timing and area information of each module is collected, the module-level
netlist, statistical interconnection traffic, and a processor target frequency are fed into the
profile-guided floorplanner. The purpose is to generate a floorplan from which all the inter-
module latency values of the given microarchitecture are derived. With the new latency
values, the architecture performance simulation is performed to obtain more realistic and
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accurate IPC and BIPS data.1
CACTI is an integrated simulator for estimating access time, cycle time, area, aspect
ratio, and power model for cache/buffer-like structures. The inputs of CACTI include cache
size, block size, number of associativity, number of read/write ports, and technology pa-
rameters. By exploiting technology parameters, CACTI can observe the impact of different
technologies on the performance. GENESYS is also developed to study the impact on each
architectural module under different technology scaling. However, unlike the cache struc-
ture, non-cache structure is harder to model, and the corresponding circuit itself can be
changed based on a different transistor size. GENESYS assumes no change in the circuit
design and estimates module area and delay based on a set of empirical modeling equa-
tions. The inputs of GENESYS include the number of transistors, critical path delay, and
technology parameters. Verilog model of ARM processor is used to access the number of
transistors in each module. The scaling improvement ratio is collected from GENESYS and
stores it in the internal table. Note that CACTI and GENESYS are used because of its
simplicity in finding module size and delay. More importantly, they allow us to study the
impact of technology scaling on the performance of microarchitectural designs.
For profiling, Simplescalar 3.0 tool suite [8] is used to collect the number of accesses
when each module is accessed by another module. After the profiling is completed, the
traffic values are normalized so that they range from [0, 1]. The inputs of the profiling
simulator include a target application and a train input set. Note that multiple input sets
could be used to collect multiple access patterns and use their average behavior for more
accurate frequency values.
3.2.2 Problem Formulation
Given a set of microarchitectural modules and a netlist that specifies the connectivity among
these modules, the profile-guided microarchitectural floorplanner tries to place each module
such that (i) there is no overlap among the modules, and (ii) a user-specified clock period
1Note that this entire design flow can be repeated multiple times to evaluate multiple microarchitectural
designs in terms of IPC, BIPS, and clock cycle, thereby enabling microarchitectural design space exploration.






[U1 · λijzij + U2 · (Xij + Yij)] + U3 ·Xm (1)
Subject to:
zij ≥
gi + α(Xij + Yij)
L
, (i, j) ∈ E (2)
Xij ≥ xi − xj , (i, j) ∈ E (3)
Xij ≥ xj − xi, (i, j) ∈ E (4)
Yij ≥ yi − yj , (i, j) ∈ E (5)
Yij ≥ yj − yi, (i, j) ∈ E (6)
zij ≥ fij , (i, j) ∈ E (7)
Xm ≥ xi i ∈ N (8)
A ·Xm ≥ yi, i ∈ N (9)
xi + wi ≤ xj − wj +M(cij + dij), i < j ∈ N (10)














−M(2− cij − dij), i < j ∈ N (13)
wmin,i ≤ wi ≤ wmax,i, i ∈ N (14)
xi, yi ≥ 0, i ∈ N (15)
cij , dij ∈ {0, 1}, i < j ∈ N (16)
zij ∈ N, (i, j) ∈ E (17)
Figure 5: MINP (Mixed Integer Non-linear Programming) formulation of the profile-guided
microarchitectural floorplanning.
constraint is satisfied. The objective is to minimize the overall execution time of a given
processor. BIPS (Billion Instructions Per Second) is used for this purpose, which is an
average number of billion instructions that can be issued in one second. IPC (Instructions
Per Cycle) represents an average number of instructions that can be issued in one clock
cycle. In VLSI circuit design, clock period is used to evaluate the quality of logic synthesis
and physical design solutions, which equals to the longest path delay from these solutions.
F (Clock frequency), which denotes the total number of cycles per second, is the reciprocal
of clock period. Finally, BIPS = IPC×F if F is in a giga-hertz range. In this chapter, the
IPC is maximized under a clock frequency constraint so that the overall BIPS is maximized.
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3.3 Profile-guided Floorplanning
In this section, mathematical programming models for the profile-guided microarchitectural
floorplanner is presented. First, a Mixed Integer Non-linear Programming (MINP) model
that minimizes the weighted wirelength under a performance constraint is illustrated. Since
finding an optimal solution for a MINP model is NP-hard, various techniques are applied
to convert the MINP model to a MILP (Mixed Integer Linear Programming) model and
then to a LP (Linear Programming) model.
3.3.1 Mixed Integer Programming Model
The input module-level netlist is modeled with a directed graph G(N,E), where N denotes
the set of all flexible modules, and E denotes the set of directed edges. A directed edge
(i, j) represents a wire from module i to module j. Each multi-pin net in the netlist is
decomposed into a set of source-sink module pairs. Let α be the repeated wire delay per
1 mm as discussed in Section 3.1, and λij be the statistical traffic on wire (i, j), i.e., the
normalized access counts from module i to module j. gi is the delay of module i. wmin,i
and wmax,i denote the minimum and maximum half width of module i. The area of module
i is denoted by ai. Finally, fij is the number of flip-flops on wire (i, j) in the given netlist.
Let L (= 1/clock frequency) denote the target cycle period of the given microarchitec-
tural design, which is an input to the floorplanner. In the MINP model, the solver has to
determine the values for the following decision variables: xi, yi, wi, hi, and zij . Let (xi, yi)
denote the location of the center of module i in R2+ space. Xij and Yij represent |xi − xj |
and |yi − yj | between module i and j, respectively. zij is the number of flip-flops on wire
(i, j) after FF insertion. wi and hi denote the half width and the half height of module i.
To avoid overlapping between two modules i and j, where i < j, a set of binary variables is
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required so that at least one of the followings holds:
xi + wi ≤ xj − wj , i is on the left of j














, i is above j
Let cij and dij be the binary variables such that




(0, 0) if i is on the left of j
(0, 1) if i is on the right of j
(1, 0) if i is below j
(1, 1) if i is above j
Figure 5 shows the MINP formulation of the profile-guided microarchitectural floorplan-
ning. A weighted delay of an edge (i, j) is defined to be λij · zij , where the weight λij is
based on module access frequency. zij is the number of FFs on the wire. Xm and Ym are the
maximum values among all xi and yi, respectively. A = Ym/Xm is the aspect ratio of the
chip. Since the area objective Xm ·Ym is non-linear, we linearize it by minimizing Xm while
maintaining A · Ym > yi for all modules. Thus, the objective of the MINP formulation (=
Equation (1) in Figure 5) is to minimize the weighted sum of (i) weighted delay among all
wires, (ii) total wirelength, and (iii) total area. U1, U2, and U3 are user-specified weighting
constants.
Constraint (2) in Figure 5 is obtained from the definition of latency. If there is no FF on
a wire (i, j), the delay of this wire is calculated as d(i, j) = α(Xij + Yij). Then, gi + d(i, j)
represents the latency of module i accessing module j. Since L denotes the clock period
constraint, (gi + d(i, j))/L denotes the minimum number of FFs required on (i, j) in order
to satisfy the clock period constraint.2 Non-overlapping constraints are given in (3)–(6).
Constraint (7) requires that any existing FFs are not removed from the wires. Constraint
2In fact, this formula includes one extra FF that is inserted at the end of the wire unlike the conventional
retiming [75]. In case a module has multiple fan-in wires, these extra FFs will ensure that the data transfer
























Figure 6: Number of FF constraint. The numbers on the wires represent their delay values.
Assuming that the clock period constraint is 4, Equation (2) decides to put 2 FFs on both
wires (d(3 + 4)/4 = 2e and d(2 + 3)/4 = 2e). FF3 and FF4 are added so that they provide
their values to module 3 at the same time (= input synchronization).
(8)–(9) are related to area minimization as mentioned previously. Constraint (10)–(13)
represent relative positions among the modules. Constraint (14) specifies the possible range
of the half width of each module. (15) is a non-negative constraint for the module location.
(16) states that (cij , dij) are binary variables. Finally, (17) specifies that the number of
flip-flops must be integer. Also note that M is a sufficiently large number.
In the floorplanning, wi (half-width) and hi (half-height) are allowed to vary but re-
quire that ai (area) remain fixed, i.e., 4wi · hi = ai. This non-linear relation is linearized
(= constraint (12) and (13) by letting hi = mi · wi + ki instead of hi = ai/4wi, where
mi = ai/(4wmin,i · wmax,i) and ki = ai/(4wmax,i + 4wmin,j). An illustration is shown in
Figure 7. Note that this approximation guarantees that the solution in the approximated
model is feasible because of an over-approximation. It is possible to better approximate hi
by using multiple linear lines instead of one. However, this more accurate model comes at
a cost of more constraints in the MILP model. Since area is not the primary concern, we
do not attempt this more accurate model during the optimization. However, compaction
algorithm is performed as a post-process as discussed in Section 3.3.2 to fine-tune the over-
all floorplan area. The resulting MILP (Mixed Integer Linear Programming) formulation is







Figure 7: Module height approximation for MINP to MILP conversion, where mi =






Subject to (2)—(11), (14)—(17) and the follow-
ing:
yi +miwi + ki ≤ yj −mjwj − kj +
M(1− cij + dij), i < j(18)
yi −miwi − ki ≥ yj +mjwj + kj −
M(2− cij − dij), i < j(19)
Figure 8: MILP (Mixed Integer Linear Programming) formulation of the profile-guided
microarchitectural floorplanning.
3.3.2 Linear Programming Model
Even with the MILP conversion, the floorplanning problem still remains NP-hard. Specifi-
cally, zij , cij , and dij are integer variables. To remedy this problem, MILP is further relaxed
into Linear Programming (LP) model.3 A partitioning method similar to the one described
in [68] is used. To relax the integrality while maintaining the feasibility and staying close
to the optimal solution, first the integrality of zij is relaxed to be a real number. Linear
programming problems are solved several times to determine the relative positions among
the modules, i.e., cij and dij . If these cij and dij are known and zij can take real values,
the MILP model shown in Figure 23 becomes LP.
3If a near-optimal solution is required, MILP is the better approach than LP. However, MILP in general
requires an excessive amount of computational power to solve.
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LP-based Slicing Floorplanning
Initialize B(1) = {1},M1(1) = N ;
for (u = 1 to log2N)
for (count =1 to run)
Choose a block j and divide it into two;
Specify Sjk(u), (x̄jk, ȳjk);
Solve LP(u);
Update B(u+ 1),Mj(u+ 1), rj , lj , tj , bj ;
Project best solution for u+ 1;
Obtain cij , dij from prior slicing floorplan;
Solve MILP;
return xi, yi, wi, hi, zij ;
Figure 9: Description of the LP-based slicing floorplanning algorithm. A top-down recursive
bipartitioning is performed and LP-based floorplanning is solved at each iteration. The
MILP is solved again after the last iteration using the slicing floorplanning result.
The LP-based slicing floorplanning algorithm consists of multiple iterations, where at
each iteration a cutline is inserted to divide a region (alternatively called a block) into
two sub-blocks. The algorithm is started by creating a large block containing all modules.
At each iteration, a block is chosen and divided into two sub-blocks, and perform module
floorplanning again so that the objective is further minimized. After the floorplan, the
modules in the chosen block should be enclosed by the block boundaries and the area-
weighted mean (= center of gravity) among all modules in each sub-block should correspond
to the center location of the sub-block. In addition, the user specified clock period L
constraint requires to be satisfied, i.e., the longest combinational path delay should be less
than L. The iterations are terminated when each block contains exactly one module. Lastly,
the relative positions among the modules are obtained from the slicing floorplanning result
and solve MILP (shown in Figure 23) again. This time, however, the MILP formulation
becomes an LP since cij and dij are already determined and zij are still allowed to have non-
integer values. Note that each iteration can be repeated multiple times to obtain different
slicing floorplans. This is because of the fact that there exists multiple solutions that
satisfy the boundary and center of gravity constraints during each bipartitioning. Thus,
each bipartitioning is performed several times and pick the best solution in terms of the






(U1 · λijzij + U2 · (Xij + Yij))
Subject to (2)—(7), (14)—(15) and the following:
xi + wi ≤ rj , i ∈Mj(u), j ∈ B(u)(20)
xi − wi ≥ lj , i ∈Mj(u), j ∈ B(u)(21)
yi +miwi + ki ≤ tj , i ∈Mj(u), j ∈ B(u)(22)
yi −miwi − ki ≥ bj , i ∈Mj(u), j ∈ B(u)(23)












ai × ȳjk (25)
Figure 10: LP (Linear Programming) formulation of the profile-guided microarchitectural
floorplanning. This LP is used to perform floorplanning at iteration u of the main algorithm
shown in Figure 24.
Figure 24 shows a description of the LP-based slicing floorplanning algorithm. B(u)
denotes the set of all blocks at iteration u, andMj(u) denotes the set of all modules currently
in block j at iteration u. Sjk(u) is the set of modules assigned to the center of sub-block k
(k ∈ {1, 2}) contained in block j at iteration u. Let the center of sub-block k contained in
block j is denoted by (x̄jk, ȳjk). Note that balancing the area of the two sub-blocks at each
bipartitioning helps reduce the overall floorplan area. Thus, each cutline bisects the initial
block, and x̄jk and ȳjk correspond to the center location of the two sub-blocks. Finally, let
rj , lj , tj , bj denote the right, left, top, and bottom boundary of block j. Figure 25 shows
the LP formulation that is used to solve at each iteration of the slicing floorplanning.4 The
block boundary constraints (20)–(23) require that all modules in the block be enclosed by
4Note that the area objective is dropped (= U3 ·Xm in Figure 23) from the LP formulation. Having three
competing objectives may distract the optimization process, so we focus on performance and wirelength
during the optimization and handle area with the compaction scheme during a post-process. It is observed









































Figure 11: Illustration of recursive bipartitioning for the relaxation of integer constraint.
Recursive bipartitioning is performed until each module is placed in one block. The objective
is to minimize the weighted wirelength under the boundary, center of mass, and clock period
constraints. After the recursive bipartitioning is done, relative positions among the modules
(left, right, above, and below) are fed to the integer programming for the final iteration.
these block boundaries. The center of gravity constraints (24)–(25) require that the area-
weighted mean (= center of gravity) among all modules in each sub-block corresponds to
the center of the sub-block. Figure 11 shows an example of the LP-based floorplanning
algorithm.
The main objective of the slicing floorplanning is to determine cij and dij , i.e., the
relative position among the modules. Note that the recursive bipartitioning scheme may
cause multiple relative positions between a pair of modules. In Figure 12, module a can be
either on the left of module b, i.e., (cab, dab) = (0, 0) or above module b, i.e., (cab, dab) = (1, 1).
However, one has to choose between (0, 0 and (1, 1) to be used in the MILP formulation
(see Figure 23). Note that this decision has a non-trivial impact on the overall floorplan
area and thus requires to be done carefully. In the area compaction heuristic, a decision
is made based on the first cut that separates a pair of module. Module a and b are first
separated by the vertical cut (cut n-1) in Figure 12 then by the horizontal cut (cut n). In
this case, (cab, dab) = (0, 0) is chosen, i.e., a is on the left of b since it is the vertical cut that
first separates a and b during the top-down recursive bipartitioning process. The related








Figure 12: Illustration of the area compaction scheme
Table 1: Microarchitecture configurations used in the study.
µ-arch Size configuration # of
modules cfg1 cfg2 cfg3 cfg4 cfg5 cfg6 cfg7 bits
M-width 2 4 4 8 8 8 8 -
Bpred 128 512 512 512 512 512 512 2
BTB 128 512 512 512 512 512 512 96
RUU 64 128 256 256 256 512 512 168
L1 I-$ 8K 64K 64K 64K 64K 8K 8K 512
L1 D-$ 8K 64K 64K 64K 64K 8K 8K 512
L2 U-$ 64K 512K 512K 512K 512K 128K 128K 1024
L3 U-$ - - - - - 2M 2M 1024
ITLB 32 128 128 128 128 128 128 112
DTLB 32 128 128 128 128 128 128 112
ALU 2 4 4 4 6 8 8 -
FPU 1 2 2 2 3 4 4 -
LSQ 16 64 128 128 128 128 128 84
M-port 1 4 4 4 6 8 8 -
3.4 Simulation Infrastructure
Simplescalar 3.0 tool suite [8] was used as the architecture simulator for both communication
profile collection and performance simulation. The detailed microarchitecture is illustrated
in Figure 22 and four microarchitecture configurations used in the experiments are listed
in Table 1.5 Each functional block in Figure 22 represents a module used by the floorplanner.
In order to facilitate the physical-design-driven microarchitectural exploration, a few new
features were introduced on top of the baseline machine model. First, the pipeline depth was
made configurable. The instruction fetch unit of the simulator was modified to accommodate
5We believe that architects will use more and more on-chip L3 caches [128] in the future designs because
of the ever-increasing number of transistors available and the ever-increasing disparity between memory
access and on-chip cache access latency. The cfg6 and cfg7 are designed to study the impact of on-chip L3
cache.
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any desired pipeline depth providing a capability to study the effects of lengthening the
processor pipeline. In terms of performance, the pipeline depth has a direct impact on the
operational frequency of the processor. For example, depending on the placement of each
functional block by the floorplanner, the signal routing might take more than one pipeline
stage to complete. The number of pipeline stages is also affected by the extension of the
functional units. In this study, the pipeline depth is varied from 15 to 22 stages. In the
modified simulator, the functional units or execution resources are completely configurable
in terms of operation and issue latency and can be specified as configuration input. For
instance, the same functional unit design (e.g., integer ALU) can have non-uniform latencies
depending on each individual unit’s final placement. In addition, a third level cache was
added. The primary microarchitectural parameters are elaborated as follows.
• Machine Width: The maximum number of issuable instructions per cycle.
• The Branch Predictor (Bpred): In this study, a hybrid branch predictor containing
a two-bit counter based predictor and a Gshare predictor with a choice meta predic-
tor [79] is used. Each number of Bpred entry in Table 1 is the number of entries (2N )
of the two-bit counter array and the meta table, where N is the size of the global
branch history.
• The Branch Target Buffer (BTB): Indexed by the program counter, each BTB entry
keeps the branch instruction address and its associated branch target address for
accelerating instruction fetching.
• The Register Update Unit [106] (RUU): It combines the functionality of a register alias
table, a reservation station and a reorder buffer for maintaining instruction ordering
and supporting precise interrupt. Each RUU entry also contains a physical register
for enabling register renaming.
• Caches: The first level cache contains a split instruction and data cache while the
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Figure 13: Processor microarchitecture model.
• The Translation Lookaside Buffer for fast address translation (TLB): Split instruction
and data TLBs are assumed.
• ALU and FPU: The ALU only executes integer operations while the FPU performs
floating-pointing arithmetic.
• LSQ: The Load/Store Queue for enabling load speculation and disambiguating mem-
ory addresses.
• Mem port: The number of ports available in the first level data cache.
Some applications exploit some particular microarchitecture components (e.g., caches,
TLBs, or BTB) better than the others but there is no guarantee that increasing the sizes
of these modules will lead to an overall execution time improvement measured in billions
of instructions per second (BIPS). Note that the IPC is an architectural metric while the
clock period is determined largely by both the degree of pipelining and the targeted process
technology. Increasing the sizes of BTBs and TLBs may improve IPC, nevertheless, it could
also lengthen the clock period because of the elongated wires of larger structures, thus
leading to an overall increase in the total execution time. In order to have a simultaneous
view of the frequency and the IPC for attaining an optimal performance, we must explore
the floorplan and processor’s microarchitecture configuration together.
For accurate performance prediction and optimization, wires can no longer be isolated
from architecture-level evaluation but must be modeled as units that consume power and
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have delays. Therefore, provisions were also made to consider wire delays in the simulator.
The existing simulator assumes that the communication latency between functional blocks
is always one cycle which is no longer hold while operating at extremely high frequency
given the increased wire delays and ever-growing die areas. For example, the Pentium 4
processor design has dedicated 2 pipeline stages for moving signal across the chip because
of wire delay [50]. The wire parameters can be captured for architectural optimization
through floorplanning to a reasonable degree of accuracy.
As aforementioned, in the modified simulator, the inter-communication latencies be-
tween function units or data forwarding latencies among different pipeline stages were made
configurable, enabling a more realistic IPC projection. For performance evaluation, the in-
formation provided by the floorplanner is used to derive essential simulation parameters
such as pipeline depth and communication/forwarding latencies. The inter functional unit
latency is a function of the distance between units in the floorplan and the number of flip-
flops between modules. If the floorplan has been optimized for clock speed, the pipeline
depth of the processor reflects it. In the experiments, an improvement in performance (in
architectural simulation) is expected if the frequencies of forwarding traffic between units
are included in the floorplan formulation. The forwarding frequency-driven floorplanning
tries to place highly communicated units closer together, minimizing their latencies as a
function of the distance.
Table 2 illustrates the range of inter-module access latency values measured in terms of
clock cycle. These values are averaged over the wire latency values obtained from multiple
profile-guided floorplanning solutions. Let li denote the total number of possible latency
values wire i can have. For example, v1 for the first communication wire (= branch predictor
penalty) from Table 2 is 7. Then, the size of the solution space for module floorplanning is
∏M
i=1 li for M wires. Therefore, a brute-force based search for finding an optimal solution
proves to be non-practical because of the exponential size of the solution space.
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Table 2: Access latency range (in clock cycles) among the microarchitecture modules.
communication range
Branch predictor penalty 5 - 11
Pipeline Depth 9 - 33
Inter ALU communication 1-8
Inter FPU communication 4-20
RUU access from ALU 1-7
RUU access from FPU 4-20
ALU access from RUU 2-11






The floorplanning algorithms are implemented in C, compiled with gcc with -O3, integrated
with Simplescalar tool set, and executed on Pentium IV 2.4GHz machines. A mathematic
solver named lp solve [89] is used to solve the linear programs. Experiments are performed
on 10 SPEC2000 benchmarks (gzip, vpr, mcf, gap, bzip2, twolf, swim, art, equake, lucas), 6
from the integer suite and 4 from the floating point one. The training input set was used for
profile collection while the IPC performance results were gathered using the reference input
set. Each simulation was fast-forwarded by 200 million instructions and then simulated for
100 million instructions. The maximum execution time spent in both floorplanning and
simulation was less than one hours for each benchmark. The following algorithms are used
in the experiment:
1. WL: wirelength-driven floorplanning. This can be obtained by setting U1 = 0 and
U2 > 0 in Figure 25. Area compaction is not used.
2. AWL: area/wirelength-driven floorplanning. Area compaction is used as a post-
process.
3. PGFi: pure profile-guided floorplanning. This is obtained by setting U1 > 0 and
U2 = 0 in Figure 25. Area compaction is not used.
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4. PGF: profile-guided floorplanning with area/wirelength optimization. This is obtained
by setting U1 > 0 and U2 > 0 in Figure 25. Area compaction is used.
The average IPC, BIPS, wirelength, and area results among all 10 benchmark applications
for each of the 7 microarchitectural configurations are reported as shown in Table 1.
Figure 36 shows IPC comparison between WL and PGFi floorplanning algorithm. It is
observed that PGFi consistently obtains higher IPC values than WL for all 7 configurations,
where the improvement ranges from 11% to 39%. In addition, the IPC improvement is more
visible from more complex designs (cfg6 and cfg7). This is a strong evidence that exploiting
the dynamic inter-module interconnect traffic information during floorplanning is crucial in
improving the performance of microarchitecture designs measured by IPC. The main reason
behind this success is the shorter access latency among heavily communicated functional
modules. Figure 38 shows IPC comparison between AWL and PGF floorplanning algorithm,
where an area compaction is used for both algorithms. Note that the IPC advantage of
PGF over AWL is reduced to 7% to 19% compared with PGFi vs WL. This is because
of the tradeoff existing between performance and area, where PGF lost more performance
than AWL did from the additional area/wirelength objectives. In fact, PGF obtained 40%
better wirelength and 50% better area results compared to PGFi as revealed in the following
discussions.
Figure 16 shows wirelength comparison among WL, AWL, and PGF floorplanners.
These results are normalized to PGFi algorithm. From the PGF results, it is shown that
the wirelength has reduced by almost 40% on average compared to PGFi. This is primarily
because of the wirelength objective used in PGF. In addition, area compaction had a posi-
tive impact on reducing the wirelength further. It is interesting to note that AWL obtained
approximately 10% better wirelength results than WL, suggesting a positive correlation be-
tween area and wirelength in microarchitectural floorplanning. Compared with AWL, the
PGF obtained wirelength results within a tolerable range: 10% to 30% worse on average.
Figure 37 shows area comparison among WL, AWL, and PGF floorplanners. These
results are normalized to PGFi algorithm. From the PGF results, it is shown that area



























Figure 14: IPC comparison between WL (wirelength-driven) and PGFi (profile-guided)
floorplanning algorithm. Area compaction is not used.
the area compaction algorithm. In addition, the wirelength objective had a positive impact
on reducing the area further. The area compaction scheme worked well with AWL and
generated consistent area improvement. From the AWL vs PGF comparison, it is noted
that PGF obtained better area results for the small configurations (cfg1 to cfg3) while
loosing on big configurations (cfg4 to cfg7). However, the gap between AWL and PGF for
big configuration is decreasing as the design size increases. Note that the module size is
better balanced in bigger configuration, which helps ease the burden of the floorplanner for
area optimization. This leads us to believe that partitioning bigger modules into smaller
sub-modules may help on area optimization.
Figure 32 shows BIPS comparison among AWL, PGF, and OPT for several future
technologies. These results are normalized to WL algorithm for 5GHz design. In the OPT
algorithm, the delay of all wires are set to zero to obtain upper bounds on BIPS. OPT is not
based on any floorplanning since the wire delay is completely ignored. The overall trend
indicates that the gap between AWL and PGF (BIPS advantage of the PGF) increases
as the clock frequency increases. This clearly indicates that the profile information of the
target application must be considered to improve the overall throughput of the system.
Moving into higher clock frequency, the gap between PGF and OPT also increases. This


























Figure 15: IPC comparison between AWL (area/wirelength-driven) and PGF (pro-
file/area/wirelength optimization) floorplanning algorithm. Area compaction is used.






or additional circuit techniques that alleviate the ever-worsening wire problem.
Table 3 show a breakdown of average runtime among various steps involved in the
framework. The “size estimation” is the runtime of CACTI and GENESYS combined. The
“profiling” is the runtime for collecting access frequency information using a cycle-accurate
simulation. The “floorplanning” is the runtime for the LP-based floorplanning algorithm.
Finally, the “simulation” is the runtime for computing the final IPC values from another
cycle-accurate simulation. All runtime results are reported in seconds. A snapshot of final
PGF floorplan is shown in Figure 19.
3.6 Summary
An effective microarchitectural floorplanning algorithm can no longer ignore the dynamic
communication patterns of applications and the impact of wire delay on the overall per-

























Figure 16: Wirelength comparison among WL (wirelength-driven), AWL (area/wirelength-
driven), and PGF (profile/area/wirelength-driven) floorplanners. These results are normal-
ized to PGFi (profile-only) algorithm.
considers both the impact of wire delay and architectural behavior to reduce the latency
of frequent routes inside a processor and to maintain performance scalability. Results show
that the profile-guided method results in huge improvement on IPC and BIPS under the
















Figure 17: Area comparison among WL (wirelength-driven), AWL (area/wirelength-
driven), and PGF (profile/area/wirelength-driven) floorplanners. These results are nor-















Figure 18: BIPS comparison among AWL (area/wirelength-driven), PGF
(profile/area/wirelength-driven), and LOW (lower bound with no wire-delay) for several
future technologies. These results are normalized to WL (wirelength-only) algorithm for
5GHz design.
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One technique that can alleviate IPC (Instructions per Cycle) degradation resulting from
wire delay is microarchitecture-aware floorplanning described in last chapter. Using floor-
planners that consider the impact of wire delay by moving the heavily communicating
modules closer together can shorten latency on such paths and result in better performance
improvement. Another technique is to move to three dimensional integrated circuits or
3D ICs. By moving to 3D ICs, total wirelength can be reduced and clock speed can be
increased as shown in [134]. One bottleneck to the adoption of 3D ICs is heat dissipation.
The structure of 3D ICs inherently implies that moving heat from the center of the chip will
be more difficult. This can result in more complex cooling devices, circuit malfunctions,
and shorter circuit lifetime. When designing ICs with many layers of transistors stacked
together thermal issues become a large concern. In this chapter, we propose a floorplan-
ning algorithm that considers performance, area, and thermal issues using a mathematical
programming approach utilizing information gathered from cycle-accurate simulation.
The structure of this chapter is as follows: Section 4.1 presents the problem formulation.
Section 4.2 details the 3D thermal analysis technique. Section 4.3 shows the infrastructure
for cycle-accurate simulation. Section 4.4 presents the floorplanning algorithm. Finally,
section 4.5 shows the experimental results. This chapter is concluded in Section 4.6.
4.1 Problem Formulation
4.1.1 Design Flow
An overview of the profile-driven microarchitectural floorplanning is shown in Figure 20.
The framework combines technology scaling parameters and the execution profiling infor-
mation of applications to guide the floorplanning step of a given microarchitecture design.

























Figure 20: Overview of the thermal-aware 3D microarchitectural floorplanning framework.
profiling counters were instrumented for bookkeeping module-to-module communication.
Then, a cycle-accurate simulation is performed using Simplescalar [8] to collect and extract
the amount of interconnection traffic between modules for a given benchmark program. The
microarchitecture simulator was integrated with Wattch [15] to provide the power numbers
that are used to drive the 3D-thermal analyzer. For cache-like or buffer-like structures, the
area and module delay are estimated using an industry tool from HP Western Research Labs
called CACTI [101]. For scaling other structures such as ALUs, GENESYS [41] developed
at the Georgia Institute of Technology is used.
After the timing, area, and access frequency information of each module is collected,
the module-level netlist, statistical interconnection traffic, and a target processor frequency
are fed into the thermal/profile-guided floorplanner. The power consumption of all the
functional units are fed to the 3D-thermal analyzer to generate the thermal profile. The
3D-floorplanner takes in the netlist and the temperature information to generate a floorplan
that maximizes the performance under the thermal and frequency constraints. The new
floorplan is fed back to the 3D-thermal analyzer, along with the power numbers to generate
a new thermal profile. With these new latency values, architecture performance simulation
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is performed to obtain more realistic and accurate IPC and BIPS numbers. Few iterations
take place before an optimum floorplan for the given constraint is achieved.
4.1.2 Problem Formulation
Given a set of microarchitectural modules and a netlist that specifies the connectivity among
these modules, the thermal- and profile-driven microarchitectural floorplanner tries to place
each module such that (i) there is no overlap among the modules, and (ii) a user-specified
clock period constraint is satisfied. The objective is to minimize the maximum temperature
among all blocks and the overall execution time of a given processor. Because clock fre-
quency is fixed, IPC (Instructions Per Cycle) is used for the performance measurement. IPC
represents the average number of instructions that can be issued in one clock cycle. In VLSI
circuit design, clock period is used to evaluate the quality of logic synthesis and physical
design solutions. This is equivalent to the longest path delay. F (Clock frequency), which
denotes the total number of cycles per second, is the reciprocal of clock period. Finally,
BIPS = IPC × F where F is in giga-hertz. In this chapter, the objective is to maximize
IPC under a clock frequency constraint so that overall BIPS is maximized.
4.2 3D Thermal Analysis
4.2.1 3D Power Analysis
While collecting the interconnection traffic between modules power consumption for all the
functional blocks was gathered cumulatively and stored for every hundred thousand cycles.
This traffic activity collection and the dynamic power consumption is collected only once
during the whole experiment cycle. These power numbers are fed to the 3D-thermal analyzer
that gives the thermal profile. The 3D-floorplanner gives a new floorplan for the current
thermal profile and module netlist based on the constraints. The new floorplan may have a
different interconnect length between the modules. Therefore, interconnect power is calcu-
lated again based on the new lengths and added to the dynamic power consumption that
was collected earlier. Wattch currently does not model global interconnect power. Hence, it
was modeled as a separate module and is added to the dynamic power consumption. Here,
it is safely assumed that the dynamic power consumption still remains the same even with
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Figure 21: 3D grid of a chip for thermal modeling
different floorplans, as the activity factor does not change with the position of the modules.
The activity factor is dependent on the program behavior rather than the position of the
modules.
4.2.2 3D Thermal Analysis
For thermal analysis a 3D resistor mesh [117, 26] is used as shown in Figure 21. The
floorplanning algorithm does not require precise temperature values to successfully mini-
mize chip temperature profile. Therefore, a simplified thermal model is used during the
floorplanning process to speed up the thermal calculation. Because the thermal model is
called many times during floorplanning, this can dramatically improve runtime. From this
thermal model, the acquired temperature numbers are relatively accurate. This relativism
is all required for the optimization process. This model uses a non-uniform 3D thermal
resistor mesh where grid lines are defined at the centers of each architectural block being
considered. These grid lines are defined for the X and Y directions and extend through the
Z direction to form planes. The intersection of grid lines in the X and Y directions define
the thermal nodes of the resistor mesh. Each thermal node models a rectangular prism of
silicon that may dissipate power if it covers some portion of a block. The total power of
each block is distributed according to and among the x-y area of the nodes that that block
covers. After the floorplanning is done, a slower but more accurate finely spaced uniform
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Figure 22: Processor microarchitecture model.
4.3 Simulation Infrastructure
The detailed microarchitecture used in the experiment is illustrated in Figure 22. Each
functional block represents a module used by the floorplanner. For accurate performance
prediction and optimization wires can no longer be isolated from architecture-level eval-
uation but must be modeled as units that consume power and have delays. Therefore,
provisions were made to consider wire delays in the simulator. The existing simulator as-
sumes that the communication latency between functional blocks is always one cycle; this
no longer holds while operating at extremely high frequency given the increased wire delays
and ever-growing die areas. For performance evaluation, the information provided by the
floorplanner is used to derive essential simulation parameters such as pipeline depth and
communication/forwarding latencies. The inter module latency is a function of the distance
and number of flip flops between modules. If the floorplan has been optimized for clock
speed, the pipeline depth of the processor reflects it. In the experiments, an improvement in
performance (from architectural simulation) is expected if the frequency of forwarding traf-
fic between units are included in the floorplan formulation. The profile-driven floorplanning
tries to place highly communicating modules closer together, minimizing their latencies as
a function of distance.
The approach used here is general enough to take in many different configurations. For
the sake of expediency one configuration was chosen for experimentation. This configuration
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is enumerated here. The machine width is 8. 512 entry branch prediction, branch table,
and reorder buffers, 8 KB Level 1 instruction and data cache, 128 KB Level 2 unified cache,
2 MB Level 3 unified cache, 128 entry instruction and data transfer look-aside buffers, 8
ALUs, 4 FPUs, and 128 entry load store queue are used.
4.4 Thermal-aware 3D Partitioning and Floorplanning
4.4.1 3D Partitioning
Partitioning is performed by using the modified FM[46]. Because of the imbalance between
module sizes some modules, such as the L3 cache, have to be removed before calling the FM
algorithm. To improve the IPC of the system modules that have a lot of communication
must be placed in different layer so that access time can be reduced. To accomplish this,
first pseudo edges are created between all modules. If two modules have no connection
to each other the weight of that pseudo edge is set to one. If two modules have a lot of
normalized traffic (the maximum number is one) λ, the weight of this pseudo edge is set
to be 1− λ. Then, the FM algorithm is called to balance each partition and minimize this
pseudo weight.
4.4.2 MILP (Mixed Integer Linear Program)-based 3D Floorplanning
Figure 23 shows the MILP formulation of the thermal-aware 3D microarchitectural floor-
planner. The variables used in this formulation are enumerated below. The objective of the
ILP formulation (= Equation (26) is a weighted sum of performance-, thermal-, and area-
related terms. The weighted delay of an edge (i, j) is defined to be λij ·zij , where the weight
λij is based on module access frequency. zij is the number of FFs on the wire. The second
term in the objective is thermal-related. The algorithm tries to separate two hot blocks as
much as possible by minimizing (1− Tij)(Xij + Yij). The final term minimizes area, where
Xmax is the maximum among all x values. Since minimizing XmaxYmax is non-linear, the
algorithm tries to minimize only Xmax. By letting A be the aspect ratio of the chip AXmax
is greater than all y values. U1, U2, and U3 are user defined parameters to weight among
performance, thermal, and area objectives, respectively.
Let N denote the set of all flexible modules, and E denote the set of directed edges,
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where a directed edge (i, j) represents a wire from module i to module j. Let H be the
height (maximum number of layers) of the 3D IC. Let Tij denote the normalized product
of the temperature of module i and j. Let α be the repeated wire delay per mm1, β is via
delay2, and λij be the statistical traffic on wire (i, j), i.e., the normalized access counts from
module i to module j. gi is the delay of module i. wmin,i and wmax,i denote the minimum
and maximum half width of module i, respectively. The area of module i is denoted by ai.
Finally, fij is the number of flip-flops on wire (i, j) in the given microarchitectural design.
Let C (= 1/F ) denote the target cycle period of the given microarchitectural design,
which is an input to the floorplanner. In the MILP model, it is required to determine the
values for the following decision variables: xi, yi, li, wi, hi, and zij . Let (xi, yi) denote the
location of the center of module i in R2+ space. li is the level of module i where there are
from 1 to H levels. Xij , Yij , and Lij represent |xi − xj |, |yi − yj |, and |li − lj | between
module i and j, respectively. Xmax is the maximum value among all xij . A is the aspect
ratio of the chip. zij is the number of flip-flops on wire (i, j) after FF insertion. wi and hi
denote the half width and the half height of module i, respectively.
Constraint (27) is obtained from the definition of latency. If there is no FF on a wire
(i, j), the delay of this wire is calculated as d(i, j) = α(Xij + Yij) + βLij . Then, gi + d(i, j)
represents the latency of module i accessing module j. Since C denotes the clock period
constraint, (gi + d(i, j))/C denotes the minimum number of FFs required on (i, j) in order
to satisfy C. Absolute value on x, y, and l distance are given in (28)–(30). To minimize
the total area (31) constrains maximum value of all x and y locations by assuming that
the aspect ratio of the chip is A. Constraint (32) requires that it does not remove any
existing FFs from the wires. Constraints (33)–(36) represent relative positions among the
modules and are used to guarantee that two modules will not be overlapped. (37) calculates
eij . If eij is one then two modules are in different levels and can be overlapped, otherwise
the modules are in the same level and cannot be overlapped. Constraint (38) specifies the
1Based on the predicted values of resistance, capacitance and other parasitic parameters from [56], re-
peated wire delay is approximated to be 80pS/mm for 30nm technology. Note that a FO4 gate delay for
30nm is approximately 17pS.






(U1 × λijzij + U2 × (1− Tij)(Xij + Yij) + U3 ×Xmax) (26)
Subject to:
zij ≥
gi + α(Xij + Yij) + βLij
C
, (i, j) ∈ E (27)
Xij ≥ xi − xj and Xij ≥ xj − xi, (i, j) ∈ E (28)
Yij ≥ yi − yj and Yij ≥ yj − yi, (i, j) ∈ E (29)
Lij ≥ li − lj and Lij ≥ lj − li, (i, j) ∈ E (30)
Xmax ≥ xi and A Xmax ≥ yi, i ∈ N (31)
zij ≥ fij , (i, j) ∈ E (32)
xi + wi ≤ xj − wj +M(cij + dij + eij), i < j ∈ N (33)
xi − wi ≥ xj + wj −M(1 + cij − dij + eij), i < j ∈ N (34)
yi +miwi + ki ≤ yj −mjwj − kj +M(1− cij + dij + eij), i < j ∈ N (35)




and eij ≤ Lij , (i, j) ∈ E (37)
wmin,i ≤ wi ≤ wmax,i, i ∈ N (38)
xi, yi ≥ 0, i ∈ N (39)
li ∈ {1, 2, ..., H}, i ∈ N (40)
cij , dij , eij ∈ {0, 1}, i < j ∈ N (41)
zij ∈ N, (i, j) ∈ E (42)
Figure 23: Mixed integer linear programming model of the thermal-aware 3D microarchi-
tectural floorplanning.
possible range of the half width of each module. (39) is a non-negative constraint for the
module location. li represents the level of modules i as shown in (40). (41) states that
(cij , dij , eij) are binary variables. cij , dij , eij denote the relative positions of the blocks, i.e.,
left, right, top, bottom, up, and down. Finally, (42) specifies that the number of flip-flops
must be an integer. Also note that M is a sufficiently large number.
4.4.3 Linear Relaxation
The MILP floorplanning problem is NP-hard and requires prohibitive runtime to obtain
a legal solution. Specifically, zij , cij , dij , eij , and lij are the only integer variables. To
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Thermal-aware 3D Floorplanning
partition blocks into layers;
Initialize B(1) = {1},M1(1) = N ;
for (u = 1 to log2N)
Call Thermal Analysis
for (count =1 to run)
Choose a block j and divide it into two;
Specify Sjk(u), (x̄jk, ȳjk);
Solve LP with cutline u;
Update B(u+ 1),Mj(u+ 1), rj , vj , tj , bj ;
Project best solution for u+ 1;
Obtain cij , dij from prior slicing floorplan;
Solve MILP;
return xi, yi, wi, hi, zij ;
Figure 24: Description of the thermal-aware 3D floorplanning algorithm. A top-down
recursive bipartitioning is performed and LP-based floorplanning is solved at each iteration.
MILP is solved again after the last iteration using the slicing floorplanning result.
remedy this problem, MILP is relaxed into Linear Programming (LP) model as follows.3 A
partitioning method similar to the one described in [68] is used to obtain lij . To relax the
integrality while maintaining the feasibility and staying close to the optimal solution, first
the integrality of zij is relaxed to be a real number. The algorithm also solves several linear
programming problems to determine the relative positions among the modules, i.e., cij and
dij . If these cij , dij , and eij are used in Equation (35) and (36), and lij and zij can take
real values, the MILP model shown in Figure 23 becomes a Linear Program.
The thermal-aware 3D floorplanning algorithm consists of multiple iterations, where
at each iteration a cutline is inserted to divide a region (alternatively called a block) into
two sub-blocks. The algorithm starts by creating a large block containing all modules
for each layer. At each iteration, the algorithm selects a block, divide it into two sub-
blocks, and perform module floorplanning again so that the thermal/performance objective
is further minimized. At the beginning of each iteration, thermal analysis is called to get
temperature profile. Note that because of the bipartitioning method, the number of call to
the temperature analysis can be minimized to only logN . During this process, the modules
3If a near-optimal solution is required, MILP is the better approach than LP. However, ILP in general
requires an excessive amount of computational power to solve.
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in the chosen block should be enclosed by the block boundaries; then the area-weighted
mean (= center of gravity) among all modules in each sub-block corresponds the center of
the sub-block. In addition, the user specified clock period C constraint needs to be satisfied,
i.e., the longest combinational path delay should be less than C. The for loop is terminated
when each block contains exactly one module. Lastly, the relative positions are obtained
among the modules from the slicing floorplanner result and solve MILP (shown in Figure
23) again. This time, however, the MILP formulation becomes an LP since cij and dij are
already determined and zij are still allowed to have non-integer values.
Figure 24 shows a description of the LP-based 3D slicing floorplanning algorithm. First,
partitioning is performed to obtain lij . B(u) denotes the set of all blocks at iteration u,
and Mj(u) denotes the set of all modules currently in block j at iteration u. Sjk(u) is
the set of modules assigned to the center of sub-block k (k ∈ {1, 2}) contained in block
j at iteration u. Let the center of sub-block k contained in block j denote by (x̄jk, ȳjk).
Finally, let rj , vj , tj , bj denote the right, left, top, and bottom boundary of block j. Note
that each iteration can be repeated multiple times to obtain different slicing floorplans.
This is because of the fact that there exists multiple solutions that satisfy the boundary
and center of gravity constraints during each bipartitioning. Thus, the algorithm performs
each bipartitioning several times and picks the best solution in terms of the total weighted
wirelength for the next iteration. After the final slicing floorplan is obtained, MILP is solved
again using cij , dij obtained from the slicing floorplan to acquire a more compact solution.
The algorithm returns xi, yi, wi, hi, and zij as the final results of the thermal-aware 3D
microarchitectural floorplanning.
Figure 25 shows the LP formulation for the thermal-aware 3d microarchitectural floor-
planning, which is used at each iteration of the recursive bipartitioning-based (= slicing)
floorplanning. At each iteration, a new cutline is inserted to divide a block into two sub-
blocks while minimizing the total weighted wirelength is minimized. The block bound-
ary constraints (43)–(46) require that all modules in the block are enclosed by these block
boundaries. The center of gravity constraints (47)–(48) require that the area-weighted mean







Subject to (27)—(32), (38)—(39) and the following:
If module i and j are in the same level
xi + wi ≤ rj , i ∈Mj(u), j ∈ B(u) (43)
xi − wi ≥ vj , i ∈Mj(u), j ∈ B(u) (44)
yi +miwi + ki ≤ tj , i ∈Mj(u), j ∈ B(u) (45)
yi −miwi − ki ≥ bj , i ∈Mj(u), j ∈ B(u) (46)












ai × ȳjk (48)
Figure 25: LP (Linear Programming) formulation of the thermal-aware 3D microarchitec-
tural floorplanning. This LP is used to perform floorplanning at iteration u of the main
algorithm shown in Figure 24.
sub-block. Another LP-based floorplanning model is also implemented, in which the total
wirelength and area only are minimized with the following objective:
∑
(i,j)∈E(Xij+Yij). We




The experiments are performed on ten SPEC2000 benchmarks, six from the integer suite
and four from the floating point, similar to Chapter 3. The training input set was used for
profile collection while the IPC performance results were gathered using the reference input
set. Each simulation for the reference run was fast-forwarded by 200 million instructions
and then simulated for 100 million instructions. Each simulation for training was fast-
forwarded by 100 million instructions and then simulated for 100 million instructions. The
main objective of moving to 3D ICs is to minimize wirelength such that the performance
can be improved. Hence, the largest configuration is selected from Chapter 3 for the study.
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Figure 26: Performance versus Frequency Scaling for different numbers of layers
benefit from profile driven floorplanning as used in this study.
First, the results show that, without the thermal constraint, by scaling the clock fre-
quency the inter-module communication latency is increased resulting in reduction of IPC
despite the use of a good floorplanning algorithm. By moving to 3D ICs, in particular by
increasing the number of layers in 3D ICs, the impact of the shortened communication path
on IPC can be reduced, as shown in Figure 26.
Next, the results report the IPC improvement of four layer 3D ICs for profile driven
(prof), wirelength driven (wl), thermal driven (therm), hybrid, and perfect floorplanning as
shown in Figure 27. In perfect floorplanning, it is assumed that there is no wire delay and
all modules can communicate with each other with latency depending only on gate delay.
In other words, wire delay is assumed to be zero. This is to show the upper bound of what
floorplanning can do. From the figure, it can be seen that profile driven floorplanning can
do a good job, very close to perfect floorplanning. The hybrid approach can do a little bit
better than thermal and wirelength driven floorplanning.
In terms of thermal reduction, the thermal driven floorplanning can result in 24% re-
duction comparing with the profile driven approach as shown in Figure 28. Here, maximum
temperature is reported where zero degrees is ambient temperature. Thermal driven floor-
planning results in the best result among all four floorplanning objectives. In addition,
wirelength driven floorplanning also performs well in terms of maximum temperature. This
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Figure 28: Maximum Temperature
without favoring any single module. Profile driven, as expected, results in a bad thermal
result. This is because performance and temperature are conflicting objectives. Therefore
the user has the ability to make balanced tradeoffs with the parameters U1, U2, U3. The
hybrid approach also has higher temperature compared with thermal and wirelength driven
floorplanning but good performance.
When considering wirelength the profile-driven approach increased wirelength by 49%
on average, the thermal-driven approach increased wirelength by 35% on average, and the
hybrid approach increased wirelength by 25% on average over the wirelength-driven case.
Next, the impact of the number of layers on IPC is studied as shown in Figure 29. By
increasing the number of layers, profile driven floorplanning can reach the performance of
perfect floorplanning faster compared with the other approaches. The hybrid approach can
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Figure 30: Impact of number of layers on maximum temperature, normalized values aver-
aged across benchmarks
increasing the number of layers, all techniques result in the improvement of performance.
Finally, the impact on temperature is studied when the number of layers is increased
as shown in Figure 30. By increasing the number of layers, the maximum temperature
increases at a high rate. High temperature can result in circuit malfunction. Profile driven
floorplanning results in a high temperature increasing rate and has to be used with caution.
The graph also demonstrates that thermal driven floorplanning results in the slowest rate
of temperature increase.
Each of the benchmarks requires approximately 2 hours of CPU time on Pentium Xeon
2.4 GHz dual processor systems. The majority of that time is devoted to simulation.
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4.6 Summary
Here, the impact of next generation microprocessor design by combining many proposed
techniques to reduce wire delay impact is studied. It is shown that moving to multi-layer
3D ICs and profile driven floorplanning can help increase performance of next generation
microprocessors. However by moving to 3D ICs, heat dissipation will become an issue and
it can result in circuit breakdown if designers do not aware of it. Here, we propose thermal
driven floorplanning that can result in 24% maximum temperature reduction compared to
profile driven floorplanning approach. In addition, a hybrid approach that consider thermal
and performance issues is also proposed. In addition, we belive that there is still more room





The unprecedented rapid pace of feature size miniaturization enables a huge number of
transistors to be integrated onto a single chip and delivers an ever-increasing clock frequency.
According to the projection of the International Technology Roadmap for Semiconductors
(ITRS) [103], deep sub-micron process technology will be able to integrate more than 3.5
billion transistors on a single processor die with a 20 GHz clock frequency in 2012. The
success of process technology scaling that keeps shrinking the geometry of the transistor’s
gate length leads to an ever-escalating speed of CMOS circuit switching. If each pipeline
stage of a processor is only constrained by the minimum switching time of a transistor,
then higher performance can continue to attain by reducing the gate delay. Nevertheless,
for designing processors with a deep sub-micron feature size below 100nm, the technology
downscaling will no longer be sufficient for attaining higher performance. The faster clock
rate, a result of reduced switching time, will gradually impair the communication efficiency
between components inside a processor. The reachable regions within one clock cycle inside
a chip are getting narrower. In other words, wires and interconnection are becoming the
major slowdown factor in terms of the performance scalability of a chip. Even though the
length of a wire can be proportionally scaled down, yet the overall wire issues are worsening
because of the increased processor/system complexity with longer global communication
links. In consequence, the performance of a computing system is increasingly limited by
communication rather than by computation, that is, a future computer designed with deep
sub-micron technology will spend more time in communicating data operands or exchanging
control information instead of performing effective computation if designers do not take
any effective measure to address this disparity. This leads to the scalability issue, in which
performance gain will diminish when the process technology is scaled down.
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A prominent example is the Intel’s Pentium 4 processor [54] which dedicated two pipeline
stages (drive stages) for communication because of unmanageable wire delay. Another
example, Alpha 21264 processor partitioned the integer execution unit (EBOX) into two
clusters [48], it takes one additional cycle to communicate between two clusters when
needed. With the reciprocal relation between the cycle time and the latency, at high clock
frequency, decreasing the cycle time will not directly translate into an overall performance
improvement, if the circuit design paradigm is still the same.
With the abundant of available silicon area and wire delay impact, it is likely that next
generation processor design will become application-specific high performance machine. For
example, for applications that require large number of floating point capability, floating
point units should be put closer to execution units and ALUs. On the other hand, cache
bound applications should put datapath closes to CACHEs. To address the potential design
complexity in next generation processor designs, in this chapter, a new methodology called
Adaptive Microarchitectural Planning Engine or AMPLE search engine which identifies the
most complexity-effective processor configuration in a highly efficient manner, in terms of
performance and performance/area improvement is proposed, for a given suite of target
applications.
The AMPLE framework is an extension of a priorly proposed profile-guided technique
called microarchitecture floorplanning in Chapter 3 that takes wire delay issues into account
in designing future deep submicron processors.
The rest of this chapter is organized as follows. Section 5.1 discusses the challenges in the
high performance processor design and prior work related to design space exploration. In
Section 5.2, the adaptive search engine is introduced and its effectiveness in exploring design
space is described. The efficiency and results from the adaptive search engine are compared
with the simulated annealing approach and the brute-force search. Next, the architectural
framework for deep sub-micron processor drawn from design space exploration results is
explained and analyzed in Section 5.3. Finally, Section 5.4 concludes this work.
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Figure 31: Microarchitecture Planning
5.1 Impact of process technology and challenges
The progression of process technologies enable denser transistor integration that are switched
at higher frequencies. As the process technology shrinks the transistors, the interconnect-
ing wires are not very scalable. Further, as the number of transistors are continuously
increasing in each generation, global interconnect lengths are increasing, resulting in in-
creased performance degradation. So, wire delay will dominate the overall delay equation.
The effect of increasing wire delays is that the cost of data transportation continues to in-
crease, relative to the cost of data computation. Microarchitecture floorplanning proposed
in Chapter 3, which is physical design that consider the impact on microarchitecture dur-
ing floorplanning, becomes important. With different floorplan, it can result in different
performance even when pipeline concept is introduced. Figure 31 illustrates how microar-
chitectural floorplanning works. Given different module size, then first the floorplanning
is performed. After floorplanning is complete, latency information between each module is
extracted. Then simulator that supports non-uniform access latency is invoked. The result
from simulator is used to redesign the system. As shown in Figure 32, the overall perfor-
mance in normalized BIPS for different clock frequencies is reported, in which the clock
period is decreased from 0.2ns (5GHz), 0.18ns (5.5GHz) down to 50ps per cycle (20GHz).
The results, averaged across all benchmarks, are normalized to the BIPS delivered by 5GHz
baseline machine using the floorplanner that minimizes the wirelength. It is implied that
future high performance processor designs should include microarchitectural floorplanning
to reduce the communication latency by placing high bandwidth communication modules


















Figure 32: Performance versus Frequency Scaling
scale as the same rate as the improvement in terms of frequency. Microarchitecture floor-
planning alone is not good enough, identifying good module size that results in best return
should be also considered.
5.2 Adaptive Search
For future deep submicron processor design, because of the communication latency is-
sues, increasing the capacity for the monolithic microarchitecture modules (e.g., caches
and branch target buffer) will not necessarily guarantee a higher performance. To main-
tain the complexity-effectiveness of a processor design, it is imperative to identify the right
module sizes (or parameters) for a particular design objective. The entire process involves a
search in the design space for finding the theoretically optimal parameters for each microar-
chitecture component with the objective of achieving the best possible performance using
the least die area. To explore all the possible permutation of different microarchitecture
design parameters, however, is extremely tedious and time-consuming, if not impossible, re-
quiring an enormous computing cycles and patience. In fact, this brute-force approach for
exploring a processor design space, even though widely adopted, is practically undesirable
when the product is under a quick time-to-market pressure.
To reduce the effort of a brute-force design space exploration while managing to find
the most effective design options, an efficient mechanism called Adaptive Microarchitecture



























Figure 33: Microarchitecture Planning Design Space Exploration Framework
proposed in Chapter 3 with the additional AMPLE search engine component illustrated
in Figure 33 is proposed. In this framework, the system first reads the technology pa-
rameters, an initial machine description, and the target application benchmark programs
as the inputs that represent the design goal of the processor. For cache-like or buffer-like
structures, the area size and module delay are estimated using analytical tools such as the
CACTI [41] from the HP Western Research Labs. For the scaling of other non-array based
structures such as ALUs, one can use tools such as GENESYS [41] that uses a .35 µm Ver-
ilog model as the baseline design. At the meantime, the statistical interconnection traffic
are profiled and collected from a cycle-accurate architecture simulator, in the framework,
the Simplescalar simulator [8]. All the module information, statistical interconnection traf-
fic, and frequency target range are then fed into the profile-guided floorplanner with an
objective of minimizing the latency (i.e., communication distance) of the most frequent
communication links between modules. Afterward, the inter-modular latencies are derived
based on the newly generated floorplan. The cycle-accurate simulator is again used to eval-
uate the architecture performance using the new latency cycles. Given the cycle time, the
total execution time can be computed. Along with the machine description parameters, it
is then given as the input to the AMPLE search engine. The AMPLE search engine, based
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on a gradient search heuristic, is detailed in the subsequent section. The AMPLE search
engine calculates and determines a new set of architecture parameters and iterates through
the entire process until a satisfactory parameter suite is found.
5.2.1 Gradient Search
The proposed gradient search algorithm is presented in Figure 34. First the algorithm is
discussed in general before the details of the internal algorithms are presented.
In the very beginning, the gradient search algorithm was initialized with a Smart Start()
algorithm, which based on the characteristics of each application, assign the initial microar-
chitecture parameter values for the starting search point. A good starting search point
could reduce the overall design space exploration time substantially as the gradient search
method tends to move toward a local optimal point in the search space. If the starting
search point is given at a location somewhere close to the optimal point, then a smaller
number of steps is needed. The details of Smart Start() will be discussed in Section 5.2.2.
Given these initial conditions, the microarchitectural floorplanning is performed, which
consists of the technology parameter extraction, microarchitectural profiling, floorplanning,
and cycle-accurate simulation, as illustrated in Figure 33. Before entering the iterative
gradient search for all N microarchitectural components, the relative importance of each
microarchitectural component p for the target applications is prioritized using a Prior-
ity Search() algorithm, which is elaborated in Section 5.2.3. In essence, the most sensitivity
microarchitectural component will be given the highest priority to start with for the main
search loop.
Using the initial conditions, the gradient search will enter the iterative design space
exploration following the given priority of p. For each iteration i, the last known best
microarchitecture parameter is used as the starting point. The value of the microarchitec-
tural parameter para[p, i] of the current iteration i is tuned according to some non-zero
default values, initial stepping factor (α) and stepping size (µ) [45], for repeating the mi-
croarchitectural floorplanning, Microarch planning(), to approach the design objective, e.g.,
performance. Note that prior to the microarchitectural floorplanning, a parameter pruning
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algorithm Para pruning() is always called to rule out invalid parameters. More discussion of
Para pruning() is given in Section 5.2.4. The initial stepping factor α value is used only in
the first iteration to provide the initial gradient. Once inside the while loop, i.e., the main
gradient search loop, a stepping size µ is then used to increase or decrease the microarchitec-
ture parameter depending on whether a constructive gain or a destructive gain is obtained
from the last iteration. The Calc gain() function shown in Figure 34 calculates the gain
using Equation (49). Essentially, the gain represents the overall performance improvement
(or reduction) in percentage. If the gain is negative, in other words, the performance was
reduced, and then the search is apparently heading toward the wrong direction and needs
to be reversed. Otherwise, it should continue by increasing the para[p, i] for the next iter-
ation (i+1) based on Equation (50), in which the amount of increase is the product of the
stepping size µ, the gain and the parameter deviation from the previous two iterations [45].
gain[p, i] =
exec time[p, i− 1]
exec time[p, i]
− 1 (49)
para[p, i] = para[p, i− 1] + µ× gain[p, i− 1]
×(para[p, i− 1]− para[p, i− 2]) (50)
Note that the stepping size µ will determine the search quality and/or the search time. A
finer stepping size will lead to better quality that approaches the optimal point more closely,
yet leads to longer search time. On the other hand, if the stepping size is too big, it can
diverge the result or miss the optimal opportunity. Whenever a new para[p,i] is generated,
the Ceiling or the Floor function of the corresponding microarchitecture component p will
be called to clamp the parameters to meet the particular criteria of a microarchitecture
component. For example, the number of the cache sets must be in the power of two for
indexability, or the number of the ALU or FPU has to be an integer.
The whole iterative process for p continues until one of the following 2 conditions is
met: (1) the overall performance gain gain[p, i] drops below a given threshold value T or
(2) the exploration process is going cyclic because of hitting a repetitive microarchitecture
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parameter value of p that was explored earlier.
In addition, in the first iteration, a ratio called Gradient First-order Ratio (GFR) using
Calc GFR() is also calculated, which can be used as an index to estimate how relevant a
microarchitecture component p is with respect to the target applications. More information
regarding the GFR metric is discussed in Section 5.2.5.
5.2.2 Smart Start
In [58], applications are generally classified into three classes — the processor-bound ap-
plication, the cache-sensitive application, and the bandwidth-bound application. Among
SPEC2000 benchmark programs, mesa, mgrid, and equake are considered to be processor-
bound; gcc, ammp, vpr, parser, and perl are categorized as cache-sensitive; while art, mcf,
and sphinx are bandwidth-bound. In this chapter, the same classification scheme in the
Smart Start() algorithm is applied to prepare the initial conditions for each benchmark pro-
gram. The initial microarchitecture parameter values are predetermined based on the class
it belongs to. For example, for the processor-bound applications, a wider machine width, a
larger number of ALU, a bigger instruction cache and a BTB will be assigned. Using the
similar logistics, those cache-sensitive applications will be allocated with a larger L1 and
L2 data cache. Finally, for the bandwidth-bound’s class, it is hard to adjust the module
parameters on this class since on-chip microarchitecture modules do not really improve off-
chip memory bandwidth. Toward this class, the L3 size and load/store queue are enlarged
as the initial conditions.
5.2.3 Priority Search
Based on the classification discussed in Section 5.2.2, the search priority uses that classi-
fication as the criteria for design space exploration given the fact that the higher impact
parameters will result in more performance improvement or degradation. If the search time
is limited, the higher priority search should be focused first. For the processor-bound class,
machine width, instruction cache size, number of BTB entries, and number of ALUs are
given higher priority. For the cache-sensitive applications, L1 data cache, L2 cache, and
load/store queue have higher priority. For the bandwidth-bound class, all three level cache
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and load/store queue are more focused. Note that if the search time is constrained, the
microarchitecture parameters with lower priority will not be explored as they will not pose
any major impact to the overall performance improvement.
5.2.4 Search Pruning
During the design space exploration, many combinations of architecture parameters can be
omitted. For example, to maintain cache inclusion property [9], the size of the L1 cache
should be less than that of the L2. The following bullets summarize three guidelines used in
order to boil down the search space. Note that this search pruning approach is also applied
to the brute-force search that will be discussed later as a reference baseline in Section 5.3.
• cache size L1 < L2 < L3
• machine width ≥ number of alu
• No search in floating-point units for integer applications.
Another criterion in the AMPLE is to enforce the lower and upper bound constraints.
First of all, for a given processor design, only limited number of resources is available.
An upper bound constraint guarantees that a particular microarchitecture module will not
overgrow to become an overkill. For example, designing a 20 MB or larger L3 cache on-die
might not be very convincing for a 90nm processor. On the other hand, a lower bound
constraint is imposed so that the essential microarchitecture module will not be completely
removed. For example, at least one ALU is needed.
5.2.5 Gradient First-order Ratio
With the limit in search time, spending more time on higher impact parameters is obviously
more rewarding. The best way to identify the critical parameters is to explore the entire
search space and compute the correlation metric. Nevertheless, with a large search space,
this method is technically impractical. A more efficient alternative is to use some sample
set from all possible search space and then calculate the correlation based on that sample
set. This method is more practical, but still require a non-trivial search time. Especially
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acquiring a good sample set that is the most representative for the entire search space is not
trivial. Hence, running more search points will bring us closer to a such good sample set.
Once the correlation metric is identified, it can be used to perform an extensive search on the
critical microarchitecture parameters in lieu of searching for the entire search space. This





Here, a Gradient First-order Ratio (GFR) metric is proposed as shown in Equation (51).
Even though it is not as good as the correlation function, it can be used to roughly estimate
how crucial each parameter is. The GFR metric requires running the search only twice the
number of the parameters. The GFR of a parameter i is calculated as the ratio of gain of
the first iteration of parameter i and the maximum among all the parameter gain.
5.3 Experimental Results
5.3.1 Experimental Results for Design Space Exploration
In this section, three different design space exploration methodologies are evaluated in-
cluding brute-force, simulated annealing, and the adaptive method. The baseline processor
model is illustrated in Figure 35. The L1 cache will be split into 3 semantic-aware cache to
be discussed in Section 5.3.2. The experiments assume a 10 GHz processor designed with a
50 nm feature size as projected by ITRS[103]. The technology parameters based on 50nm
are used in the technology scaling models. The brute-force search is performed using the
combination of the parameters shown in Table 4. Each search, one of the 2 values is varied
as shown in the table. In other words, 2N simulations are needed in the brute-force method
given N different microarchitecture parameters. In addition, search pruning is applied to
the brute force in order to reduce the number of exploration simulations.
As shown in Table 4, ten microarchitecture parameters are investigated. M. width
represents the machine issue width. In the ideal case when no dependency is present between
instructions, the larger the machine width; the more instructions can be issued in a single
cycle. BTB is the branch target buffer that stores target branch addresses for predicted
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Micro-arch Para Value 1 Para Value 2




L1 Icache 8KB 32KB
L1 Dcache 8KB 32KB
L2 Ucache 128KB 512KB
L3 Ucache None 1MB
ALU 4 8
FPU 2 4
Table 4: Brute force search space
taken branches. RUU, the Reservation Update Unit [106], combines the functionality of
the reservation station and the re-order buffer for supporting out-of-order execution. The
number of entries in RUU also corresponds to the number of physical registers available
in a processor. LSQ is the load/store buffer, an agent to manage memory references and
disambiguate potential address conflicts between stores and loads. A three level cache
hierarchy is used in the processor model including a split L1 I/D cache, a unified L2 and
a unified L3 cache 1. ALU and FPU are the arithmetic logic unit and the floating point
unit respectively. These selected values for brute force exploration are commonly seen
parameters in the state-of-the-art high performance microprocessors. Note that for the
brute-force search, if the number of microarchitecture parameter values (P ) is increased,
the total search space will expand exponentially to PN . Performing the brute force search
among all possible search space will become infeasible if the available computing cycles are
limited. The reason that only this small subset of brute force is shown because the limit in
computation power and available time.
The simulated annealing approach is based on the algorithm proposed by Cong et al.
in [35]. In this work, the floorplanner using simulated annealing approach can perform the
parameter tuning to minimize the weighted wirelength, for the delay objective, or to select
alternative block configuration. Alternative block selection tuning was introduced to resize
1We assume a dedicated snooping port for the L3 cache, thus the L3 is dual-ported.
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Bench Brute force Simulated Annealing Gradient
Time(s) Iteration Time(s) Iteration Time(s) Iteration
164.gzip 1,129,859 384 121,013 43 104,922 36
175.vpr 1,461,870 384 181,596 43 149,959 35
181.mcf 752,447 384 103,033 43 64,136 36
254.gap 1,171,868 384 175,775 43 128,714 35
300.twolf 729,445 384 75,891 43 65,796 36
171.swim 2,989,659 768 222,650 43 163,162 33
179.art 5,619,655 768 452,797 43 311,324 38
189.lucas 1,426,632 768 77,892 43 55,630 32
Avg. 14.31 1.34 1.00
Table 5: Running Time comparison
Class M. width BTB RUU LSQ L1 Icache L1 Dcache L2 Ucache ALU FPU
Processor bound 8 512 256 128 16K 8K 128K 6 4
Cache sensitive 4 256 128 256 8K 16K 512K 4 2
Bandwidth bound 4 256 128 128 8K 8K 128K 4 2
Table 6: Initial condition used by Smart Start
the module in order to improve performance while not increasing the access delay of the
module. As shown in [43], a profile-guided floorplanner can outperform a timing driven
floorplanner for a high frequency processor design. For a fair comparison, only alternative
block selection on low temperature similar in [35] is compared with the adaptive method.
For the underline floorplanning, the profile-guided floorplanner is selected.
For the AMPLE engine, the following constants are used: initial stepping factor α =
0.10, gain threshold value T = 100, and the stepping size µ = 1. The microarchitecture
parameters picked by Smart start() for the 3 different application classes discussed are listed
in Table 6 with no L3 Ucache.
Before the quality of the design space exploration results is investigated, the time com-
plexity, i.e., the exploration cycles, is compared for these three schemes in Table 5. As
expected, the brute force search requires an order of magnitude more simulation time than
the other two algorithms. Furthermore, the simulated annealing approach spends about
33% more exploration time than that of the AMPLE search engine.
Figure 36 illustrates the results of design space exploration comparison with four differ-
ent methods including best, sa, gra, and grad II. All the results were measured in absolute
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performance (i.e., IPC × clock period) and were normalized to the average brute-force
search method. The best represents the best processor design parameters reported from
the brute force search; the results of the sa uses simulated annealing approach; the gra
results are based on the AMPLE search engine using performance as the objective function
while the gra II also applies the AMPLE technique but using both performance and die
area as the design objectives. Note that the framework can easily modify the demanded
design objectives such as minimizing exec time × area or exec time2 × area for different
design space exploration depending the objective weighting factor. By modifying target
objective, the AMPLE engine can be used to search among Pareto points and provides that
as alternative solutions for architects to choose from. The reason that the average of the
brute force search is used as the baseline is because it is likely to represent the case of a
random selection configuration. From the figure, it shows that all four methods outperform
the baseline, average case, by more than two times in performance improvement. gra, on
the other hand, in average outperforms the best by 12.7% (up to 2.12 times), sa by 14.1%
(up to 1.45 times). Finding optimal solution is also a hard problem here since the latency
among modules is based on location information from floorplanner. Minimizing weighted
wirelength itself is NP hard problem. Despite this fact, the author believes that the set of
optimal and nearly optimal parameters are clustered together. Gradient search will allow
us to search into such location faster especially if the initial solution is good comparing to
brute force or random search such as simulated annealing.
For area comparison, the best and sa requires about the same space, and it is about
three times smaller than the baseline. The gra requires six times smaller in terms of area
comparing with the baseline. In addition, the gra II requires in order of magnitude less area
than the baseline. As point out earlier, there are the cluster where nearly optimal module
parameters lie. Based on the result, it turns out that such configurations does not requires
a lot of die area as it is used to be in current microarchitecture design.
Comparing between exec time × area tradeoff, as shown in Figure 38, the gra is more
than 80% better in term of execution time area product comparing with the best and sa.
Moreover, gra II is more than three times better than best and sa.
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Module gzip vpr mcf gap twolf swim art lucas
Btb 0.05 0.04 0.01 0.02 0.02 0.00 0.01 0.01
Ruu 0.02 0.16 0.02 0.04 0.01 0.54 0.79 0.52
Lsq 0.04 0.11 0.00 0.08 0.01 0.26 0.51 0.19
i1 0.01 0.25 0.60 0.57 0.65 0.00 0.00 0.01
d1 0.36 0.20 0.08 0.14 0.07 0.46 0.02 0.43
l2 0.21 0.27 0.47 0.38 0.41 0.02 0.04 0.00
l3 0.20 0.36 0.02 0.03 0.01 0.00 0.12 0.00
memport 0.81 0.71 0.40 0.50 0.34 0.47 0.13 0.46
Alu 0.45 0.37 0.20 0.24 0.18 0.25 0.06 0.26
fpu na na na na na 0.01 0.00 0.01
Table 7: Correlation of Microarchitecture Parameters
Module gzip vpr mcf gap twolf swim art lucas
Btb 0.71 0.05 0.27 0.08 0.11 0.13 0.06 0.65
Ruu 0.19 0.07 0.09 0.02 0.03 0.68 1.00 0.67
Lsq 0.12 0.03 0.02 0.08 0.01 0.02 0.20 0.04
i1 0.17 0.02 0.45 0.32 0.29 0.07 0.04 0.03
d1 0.29 0.71 0.84 0.75 0.55 0.04 0.15 0.06
l2 0.12 0.01 0.08 0.05 0.18 0.35 0.02 0.13
l3 0.19 0.12 0.20 0.04 0.04 0.01 0.01 0.05
memport 1.00 1.00 1.00 1.00 1.00 1.00 0.14 0.25
Alu 0.11 0.24 0.33 0.23 0.03 0.35 0.00 1.00
fpu na na na na na 0.02 0.03 0.10
Table 8: Gradient First-order Ratio (GFR)
Among all experimental results, this implies that the next generation high performance
processor does not have to be large. In addition, consider performance/die size trade-off
small processor size is more persuasive.
Next, the GFR metric is compared with correlation metric generated from brute force
search. Table 7 illustrates the correlation metric. From the table, the closer the value to
one, the more important the parameter is. Table 8 shows the GFR metric generated using
the method. The most important parameter has the value one. Note that the GFR requires
only 2 × number of iterations, whereas the correlation metric requires a lot of search space
to achieve the value that is the best representative of the entire search space.
5.3.2 Experimental Results for Microarchitecture Enhancement
The overall latency can be improved by reducing both the access delay to a module and
the communication delay. Memory partitioning techniques [47, 74, 67, 110] were largely
proposed to improve energy consumption, but they also bear the potential for access delay
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reduction because of the employment of smaller array structures. In this section, the se-
mantic aware multilateral memory partitioning (SAM) [74] is evaluated using our technique.
Originally, SAM was proposed to reduce the dynamic energy consumption in data TLB
and caches. Here, the technique is employed to see if performance improvement can be
gained as the monolithic date cache is now partitioned into three smaller semantic-aware
cachelets that shrink the access delay and are more flexible for placement in the floorplan.
The partitioning is shown inside the dashed box of Figure 35. By semantic-awareness, it
means the single memory stream is aware of the semantic regions — stack, global, and
heap, defined by programming languages and software convention. Their unique access
behaviors and locality characteristics are exploited by this new partitioning. In addition,
this technique also alleviates the requirement for multi-porting the ever larger caches in
wide-issue machines.
Figure 39 illustrates the performance improvement using a semantic-aware L1 data
cache. Even though the semantic-aware cache is aimed for energy reduction not for perfor-
mance improvement, in fact, as shown in [74] it could reduce performance because of smaller
structures used for stack and global data. However, interestingly but not surprisingly, the
performance gain on average is 2.7% performance improvement using the framework since
the framework provides more headrooms for design space exploration for finding the best
possible floorplan and determining the best configurations for a large number of modules.
Apart from this particular technique, modeling architectures like NUCA [66] or NU-
RAPiD [28], where caches are partitioned into smaller caches based on distance associa-
tivity will reduce the wire delay problems. Finally, clock distribution network in future
processor design may need to be modified. At present, almost all the processor design uses
synchronous state machine designs. Such designs require that a globally synchronous clock
signal be distributed throughout the chip with minimum skew. One traditional method to
distribute the clock is to use balanced recursive H-trees. However, the increasing wire delay
and the variation in signal paths through the H-trees may no longer faithfully deliver the
synchronocity needed. Also, global distribution of the clock signal at higher frequencies
gives very small clock skew tolerance. Another known problem in global clock distribution
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is increased power consumption. Future high performance processor designs may need to
consider a GALS (Globally Asynchronous and Locally Synchronous) design that segregates
the clock distribution and gives more control over local modules to alleviate these problems.
The evaluation of these architectures in the framework may generate more interesting re-
sults.
5.4 Summary
In this chapter, a framework that performs an efficient and effective design space exploration
for deep submicron microprocessor design is proposed. As the feature size decreases and
the microarchitecture becomes more complex with more modules, increasing the module
size does not necessarily guarantee a better overall performance. Meanwhile, the design
space exploration in order to find the best microarchitecture becomes very difficult and
less manageable because of the number of possible combinations is exponentially increased.
Apparently, searching among all possible points with a typical brute-force method require
enormous computing cycles. It is completely impractical especially when time-to-market
is of concern. Using the framework with the Adaptive Microarchitecture Planning Engine
(AMPLE), a cost-effective set of microarchitecture parameters can be identified within a
reasonable amount of time.
From the experimental results, the AMPLE framework outperforms the brute-force and
the simulation annealing methods in terms of exploration time. The speed-up’s using the
exploration against these two methods are 14.31 and 1.34 respectively. Furthermore, the
technique also generates the best microarchitecture parameters that either deliver the best
overall performance or generates the smallest die area depending on which one is the design
objective with some performance guarantee. When performance is the design objective, the
microarchitecture suggested by the framework provides up to 2.12x and 1.45x performance
speed-up over the brute-force and simulated annealing. When the product of the execution
time and area is the constraint, the framework provides a microarchitecture that is more
than three times better in terms of performance. Even though only performance and area
tradeoffs are explored in this dissertation, the AMPLE engine can be easily extended to
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for para p = 1 to N
Step 1: para[p, 1] = Retrieve the last known
best para;








Step i: while (gain[p,i − 1] > T || Not
cyclic)
para[p,i] = para[p,i − 1] + µ ×
gain[p,i − 1] × (para[p,i − 1] -
para[p,i− 2]);
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Since the microprocessors are pipelined, flip-flops can be inserted along the paths of a
microprocessor as long as the control unit is designed to be aware of the extra latency on that
path. Inserting flip-flops along the wire can make the system meet the timing constraints
without violating the correctness of the circuit on that path because the function of a wire
is to transfer signal from one location to another. However, inserting flip-flops along the
paths that consist of circuit gates cannot guarantee the correctness of that path. A circuit
optimization technique that allows flip-flop insertion along circuits path is called retiming
[75]. Figure 40 illustrates flip-flops insertion in a microarchitecture system using retiming.
By inserting flip-flops at the primary outputs and shifting them toward primary input of
each module, retiming technique can guarantee that target clock cycle can be met as long
as the target clock period is greater than the summation of a gate delay, a flip-flop delay,
and the local wire delay connecting the gate and the flip-flop.
In this chapter, first the problem formulation is introduced in Section 6.1. Following
this, the extension of the state-of-the-art performance driven placement algorithm, GEO,
is proposed to either reduce the target clock period by using nearly the same number
of flip-flops or reduce the power consumption. The performance of GEO is improved by
using adaptive network characteristics in Section 6.2. Network (circuit) characterization is
a technique that classifies circuits based on their properties such as the number of gates,
the number of wires, and its structure. Then, simultaneous performance and power-driven
placement with retiming-based timing analysis has been studied in Section 6.3. Finally, this









Figure 40: Microarchitectural planning with retiming
6.1 Problem Formulation
Given a sequential gate-level netlist NL(C,N), where C is the set of cells representing gates
and flip-flops, and N is the set of nets connecting the cells, the purpose of the physical
planning with retiming (PPR) problem is to assign cells in NL to a given m × n(= K)
slots by preserving area constraints. Given a PPR solution C → B, let ω(B) and φ(B)
respectively denote the wirelength (= half-perimeter of the net bounding box) and retiming
delay (to be defined later). The formal definitions of the PPR problem is as follows:
PPR (the physical planning with retiming) problem has a solution P : C → B, where
each cell in C is assigned to a unique block. B = B1(x1, y1), B2(x2, y2), ..., BK(xK , yK),
where B denotes the set of blocks, and (xi, yi) represents the geometric locations of Bi, and
area constraints A(L,U), for 1 ≤ i ≤ K. The PPR solution has to satisfy the following
condition: 1) Bi ⊂ C and L ≤ |Bi| ≤ U . 2) B1 ∪ B2 ∪ ... ∪ Bk = C 3) Bi ∩ Bj = ∅. The
primary objective of PPR is to minimize φ(B) and the secondary objective is to minimize
ω(B).
Delay objective
For the delay objective, netlist NL is modeled using a directed graph G = (V,E), where the
vertex set V represents cells, and the directed edge set E represents the signal direction in
NL. In the geometric delay model, each vertex v has delay d(v) and each edge e = (u, v) has
delay d(e). Let s(e) denote the cut-state of e : s(e) = 1 if e is cut, and s(e) = 0 otherwise.
In this chapter, the assumption d(e) = m(e) · s(e), when m(e) = |xu − xv| + |yu − yv|, is
used. The delay of a path p, denoted d(p), is the sum of the delay of gates and edges along
p. Then, the normal delay δ(B) of global placement solution B is computed as maxp∈G{
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d(p(u, v))|u ∈ PI or FF and v ∈ PO or FF}.
By employing the concept of a retiming graph [75], netlist NL is modeled using a
directed graph R = (V,ER), where the edge weight w(e) of e = (u, v) denotes the number
of flip-flops between gate u and v. The path weight can be calculated by w(p) =
∑
e∈pw(e).
Let wr(e) denote edge weight after retiming r, i.e., number of flip-flops on the edge after




A circuit is retimed to a delay φ by a retiming r if the following conditions are satisfied;
(i) wr(e) ≥ 0 for each e, (ii) wr(p) ≥ 1 for each path p such that d(p) > φ. The definition
of the edge length is e = (u, v) as l(e) = −φ · w(e) + d(v) + d(e), and the path length of p
is l(p) =
∑
e∈p l(e). The sequential arrival time of vertex v, denoted l(v), is the maximum
path length from PIs or FFs to v. If the sequential arrival time of all POs or FFs is less than
or equal to φ, the target delay φ is called feasible. Let q(e) = φ · w(e)− d(u)− d(e) be the
required edge length of e. The required path length can be calculated as q(p) =
∑
e∈p q(e).
The sequential required time of vertex v, denote q(v), is the minimum required path length
from v to POs or FFs when q(PO) or q(FF)= φ. Then, slack of v is given by q(v)− l(v). Let
Dg = max{d(v)|v ∈ V }, the retiming delay φ(B) of a placement solution B is the minimum
feasible φ+Dg.
Wirelength objective
Netlist NL is modeled using a hypergraph H = (V,EH), where the vertex set V represents
cells, and the hyperedge set EH represents nets in NL. Each hyperedge is a non-empty
subset of V . The x-span of hyperedge h, denoted hx, is defined as maxe{x|c ∈ B}−mine{c ∈
B}. The y-span, denoted hy, is calculated using the y-coordinates. The sum of the x-span
and y-span of each hyperedge h is the half-parameter of the bounding block (HPBB) of h
and denoted as HPBB(h). The wirelength ω(B) of floorplanning solution B is the sum of
the HPBBs of all hyperedges in H.
Power objective
For the power objective, netlist NL is modeled as hypergraph H = (V,EH). The total
power consumption ρ(B) of global placement solution B is calculated as follows: Pv =
V 2dd ·f ·
∑
i∈V (Cg(v)+Cw(v))·SA(v), where Vdd is supply voltage, f is global clock frequency,
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Cg(v) and Cw(v) represent the gate capacitance and wire capacitance seen by gate v, and
SA(v) is switching activity of v. Cg(v) is the sum of the input capacitance of all sink gates
driven by v. Let nv denote the net whose driving gate is v. In the case of floorplanning,
Cw(v) = HPBB(n) · Cg(v). Let V G be the set of visible gates that is defined as V G =
{v|s(ni) = 1} . Then, the visible power consumption π(B) of global placement solution
B is calculated as follows: Pv = V
2
dd · f ·
∑
i∈V (Cg(v) + Cw(v)) · SA(v) Note that the wire
capacitance Cw(v) is the only factor that changes based on a global placement solution. In
other words, the power consumed by non-visible gates is fixed regardless of global placement
results. Thus, the objective is to minimize the visible power.
6.2 Adaptive Network Characterization
In this section, adaptive network characterization is proposed to improve the timing with
little change in the number of flip-flop.
6.2.1 Observations
In this section, the observation on retiming-based timing analysis (RTA) [75] is provided. In
addition, the information is utilized to dynamically guide the mincut-based global placement
for performance improvement. Benchmark circuits from ISCAS89 [118] and ITC99 [39]
suites are studied. Delay for all gates in the circuits is assumed to be one. Table 9 shows
the statistical information of benchmark circuits. The number of gates, PIs, POs and FFs
for each circuit is provided. Dr represents retiming delay. Here it is the lower bound of
retiming delay, which is calculated by assigning zero delay to all edges and then performing
RTA. Ob represents the observed circuits that are used toward this observation where y
indicates that it is used in this observations. Throughout this section, the studies are based
on an 8 × 8 global placement with five runs, α = 20, T filter, and ε = top 5% nodes with
small slack unless explicitly specified (all to be explained later).
Correlation between Weighted Cutsize and Retiming
Most simultaneous placement or floorplanning with retiming [33, 35] algorithms employ
weighted cutsize during partitioning, when retiming-based timing analysis is performed for
net weight computation. For example, in GEO [33], Net Weight = Cutsize Weight + α Delay
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Table 9: Benchmark circuit characteristics
ckt gate PI PO FF Dr Ob
s641 379 35 42 19 74 y
s820 289 18 24 5 10 y
s1196 529 14 32 18 24 y
s1238 508 14 32 18 22 y
s1494 647 8 25 6 16 y
s5378 2828 36 49 163 32 y
s9234 5597 36 39 211 39 y
s13207 8027 31 121 669 50 y
s15850 9786 14 87 597 62 y
s35932 16353 35 2048 1728 27 y
s38417 22397 28 106 1636 32
s38584 19407 12 278 1452 47
b14o 5401 32 299 245 27
b15o 7092 37 519 449 38
b20o 11979 32 22 490 44
b21o 12156 32 22 490 43
b22o 17351 32 22 703 46
Weight is used. The α parameter determines how important delay weight is compared to
cutsize. The correlation between weighted cutsize and retiming delay is studied, and it is
discovered that the correlation factor is about 0.9 on the average. This implies that weighted
cutsize is highly related to retiming delay. In Figure 41, the retiming delay versus weighted
cutsize for circuit s1238 is shown. When the first bipartition has a weighted cutsize of about
800, the variation on retiming delay is from 36 to 47. The cutsize of the next partition is
between 1,200 and 2,200, and the retiming delay varies from 62 to 75. This implies that
using weighted cutsize alone might not be enough to achieve a high reduction in retiming
delay even though the weighted cutsize is highly correlated with retiming delay.
Delay Weight ( α Parameter)
As shown in Figure 41, the highest impact partition based on the mincut-based approach
is the first partition. As more partitioning is performed, the retiming delay improvement
becomes less visible. Hence, assigning a higher α value and then reducing it as we perform
more partitioning can result in better performance. First, the best α is found, as shown





Figure 41: Correlations between retiming delay and weighted cutsize on circuit s1238
values from the experiments, α = 20 provides the best retiming delay on average. However,
when the α value gradually decreases from 20 to 0 more partitioning is performed, the same
performance results as when α = 20. Moreover, it can be run faster since when α = 0,
retiming-based timing analysis can be turned off.
Number of Runs
During each run in an iterative improvement-based partitioning, the random solution is
used as the initial solution. After all the runs are completed, the best run for the current
partitioning is selected. The observation is that there exists more room for retiming delay
improvement during early partitioning. Therefore, the number of runs should change dy-
namically when performing more runs during the early partitioning and gradually decrease
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Figure 42: Impact on different α value
using a fixed five runs throughout the program, 20 runs are used in the first three levels
(first seven partitioning) and three runs for the rest. Hence, the result is 7 × 20 + 3 × 56,
which is smaller than 63×5. The obvious advantage is the runtime savings. Note that from
Figure 43 that the adaptive scheme generated slightly but consistently better retiming delay
results. This is because more number of runs for the early cuts in the adaptive scheme can
be afforded compared to the conventional scheme, when the number of runs is fixed during
the entire top-down partitioning process.
Net Filtering and Cells Selection ( ε Parameter)
During circuit partitioning, a hypergraph model is employed to represent the netlist. In
[33], the net weight is assigned based on criticality among cells/clusters. The equation used
in [33] to assign net weight is as follows:
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Figure 43: Impact of adaptive number of run
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Figure 44: Example of net filtering
Note in the above equation that non-critical cells might be included in the weight com-
putation, as illustrated in Figure 44. Suppose cells a through e are on the critical path. By
selecting nets that contain critical cells, other cells are included such as f, g, h, i, j, and k
that are not timing critical. To remedy this problem, [35] employs the PATH [69] weight
function. However, the PATH algorithm is expensive since it requires the computation of an
exponential function during its computation. Here, two net filtering methods are proposed.
The first one is T filter. In the T filter, a net gets a new delay weight when there are
at least two critical cells/clusters in it. This scheme now solves the problem illustrated in













s641 s820 s1196 s1238 s1494 s5378 s9234 s13207 s15850 average
rdly
O T A
Figure 45: Impact on different net filtering
all cells/clusters in the net are critical. Figure 45 shows the impact of different filtering
methods, when O represents the original GEO, T represents the T filter method, and A
represents the A filter method. The results are normalized relative to GEO with no cut
threshold (i.e., ε = 100%), whereas the rest use cut threshold ε = 5% of cells/clusters (i.e.,
top 5% minimum slack value as critical cells/clusters). Results show that on average, the
T filter method is better than GEO and the A filter by about 11% and 9%, respectively.
However, for big circuits such as s9234, s13207, and s15850, the A filter yields better results.
This is because it is harder to group large critical cells/clusters into the same partition when
the number of cells/clusters is large. The A filter then can be used to consider only ”highly”
critical nets and hence reduce the number of cells/clusters. In this adaptive scheme, the A
filter is used when the number of cells in current partitioned circuits is higher than 5,000
cells (based on results from Figure 45).
Next, a way to dynamically update ε based on circuit characteristics is studied. The


























Figure 46: slack distribution classifications, when x-axis represents slack value and y-axis
represents cumulative frequency percentage normalized to 100%
cells having minimum slack value. In [33, 1, 34, 35], it is assigned as a fixed value. In this
adaptive scheme, however, first the cumulative slack values are classified into three groups:
slow start, medium start, and fast start based on the number of cells/clusters falling into
the top minimum slack value, as shown in Figure 46. Here slack distribution using initial
clock cycle is plotted so that the minimum slack will not have zero value. The boundary
lines used here are 15% for medium and 35% for fast start. From the observation, most
circuits’ initial partitions fall into the slow start category. Another observation is that for
slow start distribution, choosing the best value is difficult, especially when randomness is
involved.
The result in Figure 47 shows that the higher the number of runs the lower the variance
on different ε values. In Figure 47, 5r and 20r represents 5 and 20 runs respectively, and the
percentage represents the value. The graph is normalized relative to GEO with ε = 100%.
The variance reduces from 0.0021 to 0.0008 when the number of runs increases from 5
to 20 runs. One observation is that if the slack distribution of the current partition falls
into the medium start category, selecting the first critical slack value is sufficient since it
already contains a substantial number of cells/clusters for consideration. For the fast start
distributions, assigning ε to be zero (i.e., consider only minimizing wirelength) is adequate
since there are too many critical cells/clusters, and it is hard to group these cells/clusters
into the same partition without violating area constraints. Figure 48 shows the impact on
the medium and the fast start case on bipartitioning with 5 runs on 2× 1 slots normalized
to a global placement with α = 0. The slack distribution of s641 is shown in Figure 46 (b),
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Figure 47: Impact on different ε value
the starting threshold, the retiming delay drops, as can be seen when ε = 17%. On the
other hand, for the fast start case, no matter what value of ε is, retiming delay is higher
than the partitioning targeting cutsize.
Impact of Clustering
Circuit clustering is important for cutsize reduction, especially when considering a large
number of cells. This also holds for weighted cutsize. As shown earlier in Section 3.1,
weighted cutsize has a positive correlation with retiming delay. Hence, for a large circuit
without clustering, the delay results are usually worse compared to the clustering case.
However, the accuracy of retiming-based timing analysis (RTA) [33] may decline during
clustering. This is because the criticality of clusters needs to be computed based on the
criticality of individual gates in the cluster. In fact, it is difficult to assign a single number to
represent the timing criticality of all nodes in a cluster. In addition, clustering requires more
runtime and more memory space. Therefore, a trade-off in performing clustering in terms












Figure 48: Examples of medium and fast start
i.e., when the number of cells is large, clustering starts to outperform the non-clustering
approach. Here, a way to adaptively decide when to perform the clustering based on the
number of cells is proposed. More than 7,000 cells (based on results from the graph) are
used as a threshold to decide whether to perform clustering or not in this current partition.
If the number of cells is higher than the threshold, clustering to reduce weighted cutsize is
employed.
6.2.2 Adaptive Network Characterization Methodology
GEO [33] algorithm is modified and called A-GEO, the adaptive GEO. An overview of A-
GEO algorithm is shown in Figure 50. Any part that is updated from GEO is underlined.
Note that the adaptive scheme can not only be used for GEO but also any timing-driven
mincut-based global placement. A-GEO produces a global placement solution for the PPR
problem. Based on mincut-based global placement, recursively bipartition the netlist NL
function is called until m × n tiles are generated. After all bipartitionings are finished for
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Figure 49: Impact on clustering
the partitioning tree T has only root node R. Then, all cells in NL are inserted into R.
The FIFO queue Q is used to support the recursive breadth-first cut sequence.
A-GEO-2way first generates a sub-netlist from the given partition tree node and per-
forms multi-level clustering on it. ESC clustering algorithm [34] is used for this purpose.
Then, a random initial partitioning B among the clusters at the top level of the hierarchy is
obtained. The subsequent top-down multi-level refinement is used to improve B in terms of
delay. For timing driven global placement, RTA [75] is performed to identify timing critical
cells/clusters. Then, the delay weights for the nets in the sub-netlist for delay optimiza-
tion are computed. The subsequent iterative improvement through a cluster move tries to
minimize the weighted cutsize. Finally, the current solution is projected to the next level
coarser netlist for multi-level optimization. At the end of A-GEO-2way, two new children
nodes are inserted into T based on B.
The summarization of the modifications made on GEO is as follows. First, as observed
that selecting from best weighted cutsize does not guarantee the best retiming delay among
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all runs. Instead of returning B as the best weighted cutsize among all runs, best solution B
based on real retiming results is chosen, as shown in line 26. Second, by considering adaptive
α in line 20, the algorithm begins with α = 20 and gradually decrease it. Third, the number
of run is adapted in line 16 by starting with a high number of runs during earlier partitions
and decreasing it gradually as described in subsection 6.2.1. Here 20 runs is used for the first
three levels and three runs for the rest. Fourth, adaptive filtering based on number of cells
in the current partition is employed as in lines 35,36,40 and 42. Fifth, the ε characteristic
is considered while selecting the ε value. If circuit characteristic is in slow start mode, ε =
5% is used. On the other hand, If the circuit characteristic is in medium start mode, the
first value in the medium range as ε is selected. If it falls in the fast start mode, ε value
is set to zero and consider only cutsize instead, as shown in line 34. Finally, clustering is
decided based on the number of cells in line 11. Since the best retiming delay is projected
to the next level, it requires calculating retiming delay after each run. However, each RTA
requires O(nlogn). To be more precise, the algorithm requires run ·K · n logn, when run
represents number of runs, K represents the number of partitions, and n represents the
number of cells.
6.2.3 AGEO Experimental Results
The algorithms are implemented in C++/STL, compiled with gcc v2.96 with -O3, and
run on Pentium III 750 MHz machine. The benchmark set consists of twelve circuits from
ISCAS89 [118] and five circuits from ITC99 [39] suites. The result is report in Table 10 on
8× 8 tiles. GEO represents a state-of-the-art timing driven mincut-based global placement
proposed in [33] with five runs. A-GEO represents the modified GEO algorithm with the
adaptive methods with about 4.88 runs (using adaptive number of runs). GEO+200r with is
GEO with 200 runs result is also reported to be fair since A-GEO has a higher running time
than original GEO. The average ratio and running time are also reported and measured in
seconds. Results from Table 10 shows that the A-GEO is better than the GEO by about
21.9% and better than the GEO+200r by 13.1%. Note that the GEO+200r requires more
running time that the A-GEO by about four times. Hence, by increasing number of run
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Table 10: Performance Improvement Result
Ckt GEO GEO + 200r A-GEO
Name Dr wire Dr wire Dr wire
s641 143 409 137 383 97 442
s820 47 599 42 631 28 582
s1196 74 1,032 74 1,047 49 1,025
s1238 77 1,128 70 1,019 50 1,095
s1494 55 997 51 1,024 41 1,055
s5378 57 1,453 51 1,371 45 1,907
s9234 50 1,459 48 1,408 48 2,132
s13207 86 1,689 72 1,491 69 2,091
s15850 90 1,824 88 1,708 83 2,025
s35932 45 2,113 47 1,903 41 2,536
s38417 41 2,394 39 2,054 41 2,610
s38584 81 3,184 75 2,371 59 4,450
b14o 67 3,658 64 3,704 64 4,114
b15o 79 5,786 72 5,306 79 5,773
b20o 74 6,087 73 5,990 64 7,158
b21o 79 6,149 67 5,775 70 6,941
b22o 80 7,620 63 7,229 63 8,774
Avg. 1 1 0.93 0.91 0.82 1.14
Time 1,517 51,233 14,232
alone is not as good as using the adaptive method.
6.3 GEO-PD Algorithm
Overview of GEO-PD Algorithm
An overview of the GEO-PD algorithm is shown in Figure 51. GEO-PD is a multi-
level global placement for simultaneous delay and power optimization. GEO-PD places
the given netlist NL into K = n×m dimension using a top-down recursive bipartitioning
approach. It consists of two subroutines: GEO-PD-2way recursively bipartitions NL, and
GEO-PD-Kway refines these partitioning results occasionally, as illustrated in Figure 52.
GEO-PD-2way is performed on the sub-netlist, whereas GEO-PD-Kway is performed on the
entire netlist. Initially, the partitioning tree T has only root node R, and all cells in NL are
inserted into R. The First-In-First-Out (FIFO) queue Q is used to support the recursive
breadth-first cut sequence. GEO-PD-2way first generates the sub-netlist from the given
partition tree node and performs multi-level clustering on it. The edge separated clustering
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algorithm [34] is used for this purpose. An illustration of the multi-level cluster hierarchy
is shown in Figure 52. Then, a random initial partitioning B among the clusters at the
top level of the hierarchy is obtained. The subsequent top-down multi-level refinement is
used to improve B in terms of delay and power. Retiming-based timing analysis (RTA) [33]
is performed to identify timing-critical nets. Power analysis is also performed to identify
power-critical nets. Then, the delay and power weights for the nets in the sub-netlist
for simultaneous delay and power optimization are computed. The subsequent iterative
improvement through cluster move tries to minimize the weighted cutsize. Finally, the
current solution is projected to the next coarser netlist level for multi-level optimization.
At the end of GEO-PD-2way, two new children nodes are inserted into T based on B.
GEO-PD-Kway refinement is performed when 2j partitions (j > 1) are obtained from
GEO-PD-2way (4, 8, 16 partitions, etc). First, a restricted multi-level clustering is per-
formed, when grouping among cells in different partition is prohibited. This allows the par-
titioner to preserve the initial partitioning results. Then, multi-level partitioning is invoked
again in the same way as in GEO-PD-2way for additional delay and power improvement.
GEO-PD-Kway is applied onto the global netlist for more global level optimization.
Weight computation
For simultaneous delay and power optimization, first timing and power critical nets are
identified, and proper weights is assigned to guide the optimization process. A net is timing
critical if it lies along a critical path and power critical if it has high fanout with large
wirelength and is driven by a gate with high switching activity. In GEO-PD, retiming delay
and visible power are minimized through retiming-based timing analysis [75] and visible
power analysis. Sequential slack is used to compute how much time slack exists before
timing violation occurs after retiming. These values are then used to compute the delay
weights of the nets for retiming delay minimization. In the case of power optimization,
switching activity and gate/wire capacitance are used to compute power weights of the
nets for visible power minimization. Both delay and power weights are combined together,
and GEO-PD performs multi-level partitioning to minimize the total weighted cutsize (for
partitioning) or weighted wirelength (for floorplanning). Note that the multi-level approach
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[34, 64] is very effective in minimizing the weighted cutsize and wirelength. However, timing
and power analysis is typically done at the original netlist, while a recursive multi-level
approach performs partitioning and placement on the sub-netlist as well as its coarsened
representations. Thus, it is crucial to have an effective way to translate the timing and
power analysis results from the original netlist to a coarsened sub-netlist.
Delay weight computation Figure 53 shows DELAY-WEIGHT(NL), the delay weight
calculator. Before retiming-based timing analysis (RTA) is performed, the edge delay in
R (= retiming graph) is initialized based on the current placement results. The delay of
edges is set according to their Manhattan distances. Then, a Bellman-Ford variant RTA is
performed from a given feasible delay to compute sequential slack. For each cluster C from
the given coarsened sub-netlist NL, C(R), the set of all the nodes in R that are grouped
into C is computed. The minimum slack among all cells in C(R) is used as the slack for C.
The reason that the minimum slack value is used is because the critical path information
is preserved regardless of multi-level clustering results ( Experiments using average slack
value instead of minimum is also performed, but the minimum slack method generated
better delay results). After the cluster slack computation is finished, the clusters are sorted
in a non-decreasing order of their slack values. The top x% is stored (3% is used in this
experiment) into a set X. For each net that contains only the clusters in X, the following
equation is used to compute the delay weight:




This equation gives higher weights to the nets that contain smaller minimum cluster
slack, thus giving higher priority to the nets containing more timing-critical clusters. The
related experiment indicates that this approach produced worse results. The extensive
experiments indicate that α = 25 and p1 = 1 are an excellent empirical choice.
Power Weight Computation Figure 53 shows POWER-WEIGHT(NL), the power
weight calculator. As discussed earlier, the goal is to minimize visible power consump-
tion since the power consumed by non-visible gates is fixed regardless of partitioning or
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Table 11: Benchmark circuit characteristics
ckt gate PI PO FF Dr Dl
b17o 22854 37 97 1414 38 44
b20o 11979 32 22 490 73 74
b21o 12156 32 22 490 73 74
b22o 17351 32 22 703 78 79
s5378 2828 36 49 163 32 33
s9234 5597 36 39 211 39 58
s13207 8027 31 121 669 50 59
s15850 9786 14 87 597 62 82
s38417 22397 28 106 1636 32 47
s38584 19407 12 278 1452 47 5
floorplanning results. Since it is not know a priori which nets will be cut after the parti-
tioning, the power weights, assuming all nets are cut, are computed. Then, the goal is to
minimize the weighted cutsize or wirelength. For a net driven by a gate v, the following
equation is used to assign power weight:
pwgt(n) = β ·
[
SA(v) · [Cg(v) + Cw(v)]
max{SA(u) · [Cg(u) + Cw(u)]|u ∈ V }
]p2
(54)
, where SA(v), Cg(v), and Cw(v) respectively represent the switching activity, gate capaci-
tance and wire capacitance seen by gate v. Cw(v) = HPBB(nv)·Cg(v) is used for floorplan-
ning. This equation gives higher weights to the nets that have high fanout, larger wirelength,
and source gate with high switching activity. In a multi-level approach, each net in the orig-
inal netlist NL is transformed, depending on the given sub-netlist NL and its multi-level
clustering information. For example, na = a, b, c, d in NL becomes nC1 = {C1, C2} if NL
contains a and b only and a is clustered into C1 and b into C2. In this case, HPBB(na)
is computed based on the location of C1, C2, c, and d, and use SA(a) in the power weight
equation. The extensive experiments indicate that β = 25 and p2 = 0.3 are an excellent
empirical choice.
6.3.1 GEO-PD Experimental Results
The algorithms are implemented in C++/STL, compiled with gcc v2.96, and run on Pen-
tium III 750 MHz machine. The benchmark set consists of seven big circuits from ISCAS89
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and three big circuits from ITC99 suites. Random switching activities are generated for
these circuits since this information is not available. Table 11 illustrates statistical infor-
mation of test benchmark set. PI, PO, and FF are the number of primary inputs, primary
outputs, and flip-flops, respectively. Dr and Dn represent optimum retiming delay and
normal delay of given circuits calculated by assigning edge delay to be zero and using the
longest path. The experiments are conducted using ESC [34], GEO [33], GEO-P, and GEO-
PD algorithms. GEO-P is the modified GEO algorithm targeting the power objective, and
GEO-PD is the modified GEO algorithm targeting both delay and power objectives. Ex-
periments can be classified into two groups: partitioning and floorplanning. Wirelength,
retiming delay, normal delay, visible power, and total power are reported. The experiments
are performed on an 8×8 dimension global placement (Table 11). Average ratio, which is the
average performance improvement ratio using the ESC algorithm as baseline, is reported.
Average running time of each algorithm measured in seconds is also reported. Results from
the GEO algorithm on circuit floorplanning in Table 12 show that an average 10% improve-
ment is gained in terms of retiming delay. For power optimization, GEO-P provides an 24%
average improvement in terms of visible power on floorplanning. However, minimizing only
the delay comes at the expense of increased power dissipation and vice versa. By minimizing
both power and delay simultaneously, both of them are reduced. About a 3% improvement
gain in terms of retiming delay and 12% in terms of visible power are reported. The reason
that the floorplanning achieves a better result for delay optimization than partitioning is
because location information is available and hence allows the floorplanner to have wider
solution space to explore. Results also illustrate that by employing more accurate cell loca-
tion, retiming delay can further be reduced. This is also true for power optimization, even
though it is not as obvious as delay optimization.
6.4 Summary
Retiming technique is a technique that can help microarchitecture-aware physical planning
achieve target clock period by shifting flip-flops into microarchitecture modules. Hence,
it allows deeper pipeline system. In this chapter, the retiming technique is studied. The
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Table 12: Comparison among ESC, GEO, GEO-P, and GEO-PD on 8x8 floorplanning.
Each algorithm reports wirelength, retiming delay (Dr), normal delay (Dn), visible power
(Pv) and total power (Pt).
Ckt ESC GEO GEO-P GEO-PD
name wire Dr Dn Pv Pt wire Dr Dn Pv Pt wire Dr Dn Pv Pt wire Dr Dn Pv Pt
b20o 5772 72 107 3335 4125 6730 79 114 3660 4453 6450 71 107 3101 3925 7277 72 110 3145 3971
b21o 6357 79 127 3458 4282 6618 65 109 3468 4266 6703 75 117 2863 3693 7491 70 113 3235 4068
b22o 7243 77 118 4076 5279 7724 69 103 4473 5676 8570 83 137 3879 5106 8685 76 124 4211 5440
s5378 1502 60 77 384 535 1462 45 71 389 539 1539 57 65 234 407 1597 57 69 269 438
s9234 1425 50 91 427 744 1685 48 101 476 787 1510 52 101 292 623 1683 48 95 296 629
s13207 1525 91 106 747 1231 1925 77 96 900 1378 1803 91 106 536 1032 2367 91 102 634 1125
s15850 1587 99 143 584 1172 2085 90 129 814 1392 1720 96 136 395 1009 2236 100 140 517 1126
S35932 1569 33 50 2807 4025 1878 35 58 2798 4000 2352 47 66 2811 4043 2148 37 58 2982 4204
s38417 2032 41 71 1158 2578 2695 41 82 1483 2895 2524 43 81 963 2423 2819 41 67 1088 2535
s38584 2973 87 102 1950 3326 3663 68 80 2091 3432 3061 79 91 1619 3043 3546 69 84 1766 3140
Ratio 1 1 1 1 1 1.18 0.91 0.97 1.13 1.07 1.15 1.04 1.03 0.81 0.89 1.28 0.97 0.98 0.89 0.95
Time 104 2231 121 2257
proposed algorithm allows smaller target clock period to be achieved while maintaining the
same number of flip-flops. In addition, with the same target clock period, a technique to
use available slack to further reduce the power consumption of the module is also proposed.
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A-GEO(NL,K,run)
1. insert all cells in NL to root node R in T (= part tree)
2. insert R into Q (= FIFO queue)
3. while (leaf nodes in T < K)
4. N = remove front element in Q
5. GEO-2way(N,run) (= bipartitioning on N)
6. split cells in N into N1 and N2





10. NL = sub-netlist containing cells in N
11 if #cells > Threshold T1
12. ESC(NL) (= multi-level clustering on NL)
13. h = height of the cluster hierarchy
14. B = random partitioning among clusters at level h
15. for (i = h downto 0)
16. compute adaptive #run
17. NL(i) = coarsened NL at level I
18. for (j=1 to run)
19. while (gain)
20. if not (bottommost level & node id > K/2)
21. DELAY-WEIGHT(NL(i))
22. total net weight = 1 + alpha x delay weight
23. while (gain)
24. move cells in NL(i) to min. weighted cutsize
25. retrieve max gain moves and update B




28. set delay of edges in R (= retiming G)
29. perform RTA(R) (= timing analysis)
30. compute sequential slack for nodes in R
31. for each cluster C in NL
32. C(R) = all cells in R grouped into C
33. slack(C) = min among cells in C(R)
34. X = ceil(top x% small slack) if |X| < 25% or |X| = 25%
35. if #cells < threshold T2 use T filter
36. else A filter
37. for each net N in NL
38. if original GEO filter
39. compute delay-weight(N) using Eqn1
40. elif (T filter and at least two cells in N are in X)
41. compute delay-weight(N) using Eqn1
42. elif (A filter and all clusters in N are in X)
43. compute delay-weight(N) using Eqn1
-------------------------------------------------
Figure 50: Overview of the A-GEO algorithm
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insert all cells in NL to root node R in T ( partitioning tree)
insert R into Q ( FIFO queue)
while (leaf nodes in T < K)
N = remove front element in Q
GEO-PD-2way(N) (= bipartitioning on N)
split cells in N into N1 and N2
insert N1 and N2 into Q and T
if (there are 2^j leaf nodes in T for j>1)
GEO-PD-Kway(T)
GEO-PD-2way(N)
NL = sub-netlist containing cells in N
ESC(NL) (= multi-level clustering on NL)
h = height of the cluster hierarchy
B = random partitioning among clusters at level h
for (i = h downto 0)




total net weight = 1 + power weight + delay weight
while (gain)
move cells in NL(i) to minimize weighted cutsize
retrieve max gain moves and update B
project B to level i-1
return B
GEO-PD-Kway(T)
B = derive initial partitioning for NL from leaf nodes in T
ESC(NL) (= restricted clustering preserving K-way cutlines)
perform multi-level partitioning to minimize weighted wirelength
update T
Figure 51: Overview of the GEO-PD algorithm
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Figure 52: Illustration of partitioning tree and breadth-first cut sequence in GEO-PD
algorithm. v and h denote vertical and horizontal cuts. A K-way refinement is performed,
when there are 2j blocks (j > 1).
DELAY-WEIGHT(NL)
set delay of edges in R (= retiming G)
perform RTA(R) (= timing analysis)
compute sequential slack for nodes in R
for each cluster C in NL
C(R) = all cells in R grouped into C
slack(C) = min among cells in C(R)
X = top x% clusters with small slack
for each net N in NL
if (all clusters in N are in X)
compute delay-weight(N) using Equation [1]
POWER-WEIGHT(NL)
for each net Nv in NL
Nv = corresponding net in NL
compute HPBB(Nv)
compute power-weight(Nv) using Equation [2]





Low power design has become an important objective in the design of high performance
circuits. The low power research community has been actively proposing a huge volume of
solutions during the last 20 years. Among the most successful ones at the circuit-level are
supply voltage (Vdd) scaling, threshold voltage (Vth) scaling, gate-oxide (Tox) scaling, gate-
sizing, retiming, and any combination of these methods. A majority of these studies can be
categorized into (i) Vdd scaling [119, 25, 21, 24], (ii) Vth scaling [127], (iii) simultaneous Vdd
and Vth scaling [97, 88, 38, 107], (iv) Vth scaling and sizing [105, 63, 94, 87], (v) simultaneous
Vdd, Vth scaling and gate sizing [53, 108, 14, 7, 59], (vi) simultaneous Vth, Tox scaling and
state assignment [111], (vii) retiming [72, 81], and (viii) Vdd scaling and retiming [100, 18, 19].
In addition, various level converter design and usage are studied to support the low-Vdd to
high-Vdd conversion in Vdd scaling method [132, 113, 70, 61, 121].
The contribution of this chapter is the first integration of retiming and simultaneous
supply and threshold voltage scaling for total power reduction. Retiming [75] improves not
only the clock period but also the dynamic power when FFs are moved to high switching
interconnects [81]. In addition, it is important for the microarchitecture-aware physical
planning framework to achieve the target clock period to be able to improve the perfor-
mance. Moreover, FFs can be used to enable low-to-high supply voltage transition, thereby
reducing the need for separate level converters. However, the integration of retiming and
voltage scaling by performing both techniques simultaneously is a complex task resulting
from its enormous solution space. We employ a three-step approach composed of retiming,
voltage scaling, and post refinement steps. First, low power retiming is performed to allow
better voltage scaling while taking the FF delay/power into consideration. Contrary to the
claim made in [18, 19], it is shown here that min-FF retiming is more effective than max-FF
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retiming for total power reduction. Next, the subsequent voltage scaling produces the best
possible supply/threshold voltage assignment while satisfying the timing constraints set by
the prior retiming step. The voltage scaling is formulated in ILP. Then, the ILP formulation
is relaxed to LP. After LP is solved, a heuristic is applied to convert the continuous LP
solutions to integer solutions. Finally, a post refinement step further refines the voltage
scaling solution by exploiting the remaining timing slack in the circuit.
Related experiments show that the LP-based method referred to as retiming-based volt-
age scaling (RVS) algorithm obtains results that are very close to the original ILP formu-
lation. In addition, RVS outperforms several known techniques including CVS [119] and
VVS [108] algorithms. The remainder of this chapter is organized is as follows. Section 7.1
presents the algorithm. The experimental results are shown in Section 7.2. This chapter is
concluded in Section 7.3.
7.1 Methodology
A three-step approach consisting of retiming, voltage scaling, and post refinement is pro-
posed. The goal of the low power retiming is to enable more rigorous voltage scaling during
the subsequent steps while reducing the power consumed by the FFs. In the voltage scal-
ing step, first the voltage scaling problem is formulated using integer linear programming
(ILP). The ILP is relaxed to linear programming (LP) and several techniques are applied to
convert the continuous variables resulting from LP to integers. In the final step, we perform
a timing slack-based post refinement to perform more voltage scaling on the ILP solution.
7.1.1 Low Power Retiming
The synchronous sequential circuit with a directed graph G = (V,E, d, w), where G is
the set of gates, and E is the set of directed edges connecting the gates. Edge ei,j rep-
resents a connection from gate i to gate j. d(i) is the delay of gate i and w(i, j) is the
number of FF on edge ei,j . Let P (i, j) denote a directed path from gate i to gate j,
and w(P (i, j)) =
∑
e∈P w(e(i, j)) denote the total weight of the edges along P (i, j). Let
d(P (i, j)) denote the total delay of the nodes along P (i, j). The original retiming paper
[75] introduces the following two matrices: (i) W (u, v) denotes min{w(P (u, v))|∀u, v ∈ V },
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which is the minimum weight value among all paths that connect u and v, and (ii) D(u, v)
denotes max{d(P (u, v))|w(P (u, v)) = W (u, v), ∀u, v ∈ V }, which is the maximum delay
value among all paths with total weight of W (u, v).
Let T be a target clock period.1 Let r(u) represent the number of FF moved from all
fan-out edges of node u to all fan-in edges of u. Retiming assigns an integer r(u) to each
node u ∈ V such that the following constraints are met: (i) r(u)−r(v) ≤ w(eu,v), ∀eu,v ∈ E,
(ii) r(u)− r(v) ≤W (u, v)−1, ∀(u, v) ∈ V such that D(u, v) > T , (iii) the clock period after
the retiming is equal to or less than T . Let FI(v) and FO(v) be the fan-in and fan-out of
node v. The ILP-based low power retiming is formulated as follows:
Minimize {FI(v)− FO(v)} · r(v) (55)
Subject to:
r(u)− r(v) ≤ w(eu,v), ∀eu,v ∈ E (56)
r(u)− r(v) ≤W (u, v)− 1, ∀D(u, v) > T, ∀u, v ∈ V (57)
The objective of the mathematical formulation is to minimize the total number of FFs
under the clock period constraint. This is done by minimizing the total edge weight of the
graph after retiming. If FI(v) < FO(v) and r(v) > 0, then the total number of FFs is
reduced. Thus, the objective function tries to assign a valid r(v) > 0 for a node v with
FI(v) < FO(v). On the other hand, if FI(v) > FO(v), then the total number of FF is
reduced if r(v) < 0. Then the objective function tries to assign a valid r(v) < 0 for a node
v with FI(v) > FO(v). Constraint (56) states that the number of FFs on each edge after
retiming cannot be negative. Constraint (57) states that there exists at least one FF on
any path with delay more than T . Based on uni-modular and Eulerian properties of the
retiming problem, the ILP-based retiming here can be solved in polynomial time as shown
in [75].
In [19], the authors state that the total number of edges that contain FFs is maximized
in their retiming formulation for dynamic power reduction. The motivation is to increase
1We perform binary search to find the minimum clock period. The retiming algorithm is used to check
the feasibility of a given clock period in this case.
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the number of nodes off timing critical paths, which are ideal candidates for supply voltage
scaling. This approach, however, tends to increase the FF count as well as the power
consumed by the FF. The experimental results shown in Section 7.2 indicate that the
min-area retiming produces better total power reduction if the power consumed by FFs is
considered.
7.1.2 ILP-based Voltage Scaling
The second step of the approach is to perform dual supply and threshold voltage assignment
so that the total power (= dynamic+leakage) consumed by the gates and level converters
(LC) is minimized.2 One issue with Vdd scaling is that the low-to-high Vdd conversion needs
a special method to guarantee the reliable computation. There are two ways to support
this conversion [120, 132, 113, 70, 61, 121]. The first is to use a FF that can handle the
conversion as well, which is named the level conversion FF (LCFF). The second is to use a
separate level converter (LC), which can be inserted anywhere in the circuit to raise the low-
Vdd input voltage back to the high-Vdd level. In this chapter, both LCFFs and LCs are used.
LCs are used only on zero-weight edges (= edges with no FFs). In [100], it is shown that the
the energy consumption of a high-Vdd FF can be up to 13 times and a LCFF can be up to 8
times more than a high-Vdd two-input NAND gate. In this chapter, we do not consider the
delay of the FF. In addition, the LC also introduces the power and delay overhead. In [25],
the power consumption due to a LC is approximated as 0.5(V 2dd−High +V
2
dd−Low) ·f ·C ·S(v)
where f is the clock frequency, C is the load capacitance, and S(v) is the switching activity of
node v. Here, considering both dynamic and leakage power, the total power consumption of
LC is approximated as 0.5 · (Pdyn(Vdd−High)+Pdyn(Vdd−Low))+Pleak(Vth−Low)). Since both
LCFF and LC cause additional delay and power, voltage scaling has to be done carefully
to suppress the related delay/power overhead.
The initial formulation is integer linear programming-based since the voltage assignment
variable for each node in the retimed graph takes one out of four possible states:
2The minimization of FF power consumption is addressed during the min-area retiming, so we do not
consider this explicitly again during voltage scaling.
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• state 1: high-Vdd plus low-Vth (maximum performance, maximum total power)
• state 2: low-Vdd plus low-Vth (medium performance, low dynamic power)
• state 3: high-Vdd plus high-Vth (medium performance, low leakage power)
• state 4: low-Vdd plus high-Vth (minimum performance, minimum total power).
In addition, the LC assignment variable for each edge either takes 0 (no LC) or 1 (with
LC).
The following variables are used in the ILP-based voltage scaling formulation:
• xv,k: voltage assignment variable for node v into state k (k = 1 corresponds to high-
Vdd+low-Vth, etc).
• m(e): level converter assignment on edge e, where m(e) = 1 means LC is used on e
and w(e) = 0 means no FF on e.
• zv,k: supply voltage level of v given that v is assigned to voltage state k.
• pv,k: total power consumption of v given that v is assigned to voltage state k.
• dv,k: delay of v given that v is assigned to voltage state k.
• s(v): arrival time of node v.
• plc, dlc: total power consumption and delay of a level converter.
• T : clock period constraint.
• D: difference between high Vdd and low Vdd.
The ILP-based dual supply/threshold voltage assignment for total power reduction un-


















dv,k · xv,k + s(v) ≤ T, ∀v ∈ V (60)
4∑
k=1
du,k · xu,k + dlc ·m(e) + s(u) ≤ s(v), ∀eu,v ∈ E (61)
s(v) ≥ 0, ∀v ∈ V (62)
Level converter (LC) constraints:
4∑
i=1
zu,i · xu,i −
4∑
j=1
zv,j · xv,j +D ·m(e) ≥ 0, ∀e ∈ E (63)
Integer constraints:
xv,k ∈ {0, 1}, ∀v ∈ V (64)
m(e) ∈ {0, 1}, ∀e ∈ E (65)
The objective of ILP is to minimize the total power consumption on all gates and level
converters used. Constraint (59) and (64) state that each gate can be assigned to only
one voltage state. Constraint (60) and (62) guarantee that the arrival time of each node
combined with its delay is always less than the target clock period. Constraint (61) states
that the arrival time of node v has to be greater than the summation of the arrival time of
node u, the delay of node u, and the delay of level converter inserted on eu,v. This is how
to handle the timing constraint in the presence of level converters. Constraint (63) states
that if a low Vdd gate u drives a high Vdd gate v, a level converter is inserted onto eu,v.
7.1.3 Linear Programming Relaxation
The related experiment shown in Section 7.2 indicates that the computational effort to solve
the ILP-based voltage scaling quickly becomes prohibitive as the size of the circuit increases.
In this section, a method to relax the ILP formulation into LP is proposed to overcome this
limitation. The algorithm first solves the LP-relaxed version of the original ILP problem,
which requires a few orders of magnitude smaller runtime. Next, the non-integral LP
solution is converted into integral ILP solution while satisfying the level conversion and clock




dly(Vdd-H Vth-H) = 1.2  pow(Vdd-H Vth-H) = 0.6
dly(Vdd-L Vth-L) =  2.6  pow(Vdd-L Vth-L) = 0.3
Vdd-H
dly(LC) =  1.3
Figure 54: An example shows that simple rounding algorithm does not work with LC
constraint.
consumed by the gates and level converters. One of the biggest challenges is the continuous
(LP) to integral (ILP) conversion of the voltage assignment (= xv,k) and level converter
assignment (= m(e)) variables. This is because a simple rounding of the continuous values
to the nearby integer values not only degrades the solution quality but may violate the clock
period and level conversion constraint. Figure 54 shows that a simple rounding algorithm
does not work with this LC constraint. Here, if low-Vdd and low-Vth are assigned to node
u, then more power reduction can be gained. However, assigning low-Vdd and low-Vth to v
requires a LC on edge e and hence the solution becomes infeasible.
The LP formulation uses the same objective and constraints as the original ILP formu-
lation, i.e., we minimize Equation (58) under the constraints (59) to (63). Instead of (64)
and (65), however, the following non-integral constraints is used:
0 ≤ xv,k ≤ 1, ∀v ∈ V (66)
0 ≤ m(e) ≤ 1, ∀e ∈ E (67)
Figure 55 shows the LP-based voltage scaling algorithm. The goal is to solve the LP problem
and map the continuous xv,k and m(e) values to binary values, i.e., obtain the ILP solution,
while minimizing the total power under LC and timing constraints. The basic approach is
to first map m(e) values and use them to map xv,k values. This process is repeated with
new m(e) values until there is no gain. More specifically, a threshold value mth is used to
map m(e) into binary values (line 7-9). The LP problem is solved again based on these fixed
m(e) values and the solution is checked whether the timing constraints are met (line 10-11).
If so, a heuristic algorithm named voltage mapping is used shown in Figure 56 to map the
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LP-based Voltage Scaling Algorithm
input: retimed graph G(V,E)
output: dual Vdd/Vth scaling and LC insertion
// initial solution
1. set m(e) = 0 for all edges and solve LP;
2. voltage mapping;
3. best = compute total power;
// main loop
4. itr = 0;
5. while (gain ≥ gain limit and itr < max itr)
6. compute new mth;
7. for (each edge e ∈ E)
8. if (m(e) > mth) then m(e) = 1;
9. else m(e) = 0;
10. solve LP;
11. if (timing is met)
12. voltage mapping;
13. curr = compute total power;
14. update best;
15. itr++;
Figure 55: Linear Programming relaxation algorithm to solve the ILP-based voltage scaling
problem.
continuous xv,k values to binary and keep the solution (line 12-14). A gain-based gradient
search is performed to obtain a new mth value (line 6). The whole process is repeated
and the solution is checked whether the total power is further minimized under the new
LC assignment. This search continues until the gain is not significant or the number of
iterations has exceeded a certain limit (line 5).
The baseline solution is obtained by setting m(e) = 0, solving LP, and performing the
voltage mapping (line 1-3). Note that fixing m(e) = 0 for all edges means no LC is allowed
to be inserted after the voltage scaling. In order words, the voltage scaling is severely
restricted such that there should be no edge eu,v that connects a low Vdd node u to a high
Vdd node v unless w(e) > 0, i.e., a FF exists on e. Nonetheless, it is still possible to reduce
the total power under this restriction, and the final result becomes the baseline solution. A
gradient search is performed to obtain a new target threshold value mth, where the total
power reduction during the last two iterations are used to compute a new target. Note
that the power gain is not linearly dependent on mth. It is possible to obtain more power
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reduction with higher and/or lower mth value. In case of a high mth value, the number of
LCs added is small, thereby reducing the power consumed by LCs. However, this limits the
voltage scaling opportunity. In case of a low mth value, however, the larger number of LCs
added increases the power consumed by LCs but allows more rigorous voltage scaling.
7.1.4 Voltage Mapping
The main objective of the voltage mapping stage is to map the continuous voltage assign-
ment variables xv,k resulting from the LP formulation to binary values. There exist two
major constraints during this mapping: LC (level converter) and timing constraints. Since
we have performed LC insertion before calling the voltage mapping step, the supply voltage
assignment has to honor the existing LCs, i.e., there should always be low-Vdd to high-Vdd
transition on each edge e with LC as expressed in constraint (63) and (65). In addition,
the voltage mapping should be done in such a way that no node after the voltage mapping
should violate the clock period and arrival time constraints as expressed in constraint (60),
(61), and (62). Since the voltage mapping step picks only one of four continuous assign-
ment variables (xv,1, xv,2, xv,3, xv,4) and makes it 1, while fixing others to 0 for each node
v, constraint (59) and (64) are also satisfied.
Figure 56 shows the voltage mapping algorithm. Since the goal is to reduce the total
power under LC and timing constraint, more low-Vdd and high-Vth nodes means more power
reduction as long as the constraints are not violated. Note that a simple maximum function
may not guarantee the LC and timing constraints as proved in Theorem 1. For example,
if xv,1 = 0.2, xv,2 = 0.2, xv,3 = 0.4, and xv,4 = 0.2, then this “maximum” scheme assigns
high-Vdd plus high-Vth (k = 3) to v. In the algorithm, we visit each node in a topological
order so that the voltage mapping for all fan-in nodes is done when visiting a new node
(line 1). The primary inputs of circuits (PIs) are initialized to low-Vdd+high-Vth (line 2).
For each node in a topological order, dly(v) =
∑4
k=1 xv,k · dv,k and vdd(v) = xv,1 + xv,3 are
computed (line 5-6). dly(v) denotes the delay of node v based on the continuous voltage
assignment, and vdd(v) denotes the sum of high-Vdd related continuous variables.
The approach is to decide the best possible voltage mapping for the given node v based
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Voltage Mapping Algorithm
input: LP-based voltage scaling with LC inserted
output: ILP-based voltage scaling with reduced LC set
1. T = topological ordering of gates;
2. assign low-Vdd+high-Vth to all PIs;
3. while (T is not empty)
4. v = T .pop;
5. dly(v) =
∑4
k=1 xv,k · dv,k;
6. vdd(v) = xv,1 + xv,3;
7. v ← Vdd-L+Vth-H;
// Vdd mapping
8. if (∃u ∈ FI(v)|m(eu,v) = 1)
9. v ← Vdd-H;
10. if (vdd(v) > 0)
11. v ← Vdd-H;
// LC removal
12. if (∃u ∈ FI(v)|u = Vdd-H & m(eu,v) = 1 or
u = Vdd-L & m(eu,v) = 1 and v =Vdd-L)
13. m(eu,v)← 0
// Vth mapping
14. if (v = Vdd-H & dly(v) < delay(Vdd-H+Vth-H))
15. v ← Vth-L;
16. if (v = Vdd-L & dly(v) < delay(Vdd-L+Vth-H))
17. v ← Vth-L;
Figure 56: Voltage mapping algorithm under LC and timing constraints. k = 1 and k = 3
denote the high Vdd state in line 6.
on the four possible scenarios shown in Figure 57. The algorithm starts with the minimum
total power configuration for each node, i.e., low-Vdd+high-Vth (line 7). The algorithm then
decides whether we must raise the Vdd (line 8-11) or lower the Vth (line 14-17) based on
the LC and timing constraints. During the Vdd mapping step, we first find for a given
node v whether there is any fan-in node u with low Vdd assigned and eu,v contains a LC.
If so, a high-Vdd has to be assigned to v to satisfy the LC constraint (line 8-9). Next, if
vdd(v) > 0, the previous linear programming partially assigned high-Vdd to v, and raising
v to high-Vdd will never violate timing constraints (as proved in Theorem 1). At this point,
it is important to note that some LCs become unnecessary during the primary input (PI)
to Primary output (PO) Vdd mapping process such as the cases 5, 7, and 8 in Figure 57.
















































Figure 57: 8 possible supply voltage assignment for dotted nodes. The invalid solutions are
either non-optimal (= additional LC increases total power) or violate LC constraint, and
thus LP never generates them.
node while using a LC (cases 5 and 7), or (ii) a low-Vdd node drives another low-Vdd node
while using a LC (case 8). Since LC removal never increases the overall delay, the timing
constraint is never violated. During the subsequent Vth mapping, the goal is to see if the
initial high-Vth has to be adjusted as a result of timing constraints—if dly(v) lies in between
the delay of a high-Vth gate and a low-Vth gate, low-Vth assignment will guarantee to satisfy
the timing constraint at the expense of slight power increase.
Theorem 1 The voltage mapping algorithm shown in Figure 56 satisfies the level converter
and timing constraints.
Proof: Given a node v when all supply voltage states of all fan-in nodes of v are known,
we will show that the assignment of v from the voltage mapping algorithm in Figure 56
satisfies the level converter and timing constraints. First, a simple case is shown when there
is only one fan-in edge ei,j connecting from node u to node v as shown in Figure 3. After
that we will show the general case when there are many fan-in edges. First, we will prove
that case 5-8 in Figure 57 are not valid solutions or non-optimal:
• case 5: it can be a valid LP solution since the LP can assign vdd(u) < vdd(v),
vdd(u) > 0, and vdd(v) > 0. However, for the feasible ILP solution, this additional
LC can be removed without violating the level converter or timing constraints as
shown in line 12-13 in Figure 2. Note that by removing LC, the delay of path (u,v) is
reduced. If there is a LC on edge e, then node v has to set to high Vdd (case 2 from
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Figure 57) and the LC has to be removed if vdd(u) is set to high (become case 1).
Note that in this case, the number of LCs will be equal or less than the LP solution.
• case 6: this case is not a valid LP solution. In this case, it mean that vdd(u) = 0,
vdd(u) < vdd(v), and m(e) = 0 from the LP solution. But this cannot happen since it
violates constraints 63. If vdd(u) > 0, vdd(v) > 0 and m(e) = 0 are assigned from the
LP solution then only case 1 is a feasible solution and it will not increase the number
of level converter since supply voltage of both nodes are the same. If vdd(v) = 0 and
m(e) = 0 are assigned from the LP solution then by assigning low supply voltage to
node v will not increase the number of level converter because only low supply voltage
node drives high supply voltage node that requires level converter insertion.
• case 7-8: These cases are not optimal for the power reduction objective. If m(e) = 1
for edge e from the LP result then these cannot be optimal LP solutions. For case
7, it means that vdd(u) > vdd(v) from the LP solution and for case 8, it means that
vdd(u) = vdd(v) = 0. By removing the LC from the LP solution, the circuit will
consume less power consumption than original LP solution. Hence, it cannot be an
optimal LP solution.
Case 1-4 are feasible solutions since there is no constraint violated. Given a node v with
only one fan-in edge e(u, v), if the voltage state of u and LC on e is known then only state
1-4 are feasible states. If supply voltage of u is assigned to low, then power state of v
depends whether there is a LC on e. If supply voltage of v is assigned to high, then the
power state of v depends whether there is slack available on v or not.
In the cases that there are more than one fan-in edge, for each edge, it still holds that
only case 1-4 are valid solutions. From the algorithm, if there is a given fan-in edge that
falls into case 1 or 2 then high supply voltage will be assigned to v. Note that it is not
possible to have two or more fan-in edges when one of them falls in case 2 and another falls
in case 4. Then, it implies that either case 2 becomes case 8 or case 4 becomes case 6. Both
cases are not valid LP solutions. After supply voltage state of v is assigned, we just need
to check whether assigning high threshold voltage to v increases the delay of node v from
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the LP solution. If it does not then we assign high threshold voltage to v. By using this
conservative assignment (the new delay value will equal or less than the delay value from
LP solution), we guarantee that constraints 60 and 61 always hold. Until now, it is shown
that given a node v, if all of the voltage state of fan-in nodes of v and LC on each fan-in
edge are known then we can assign a state to v without additional level converter insertion
on any of its fan-in edge of v. Then, by induction on the number of node in the circuit
starting from the PI and using the fact that for each voltage assignment of node v, there
are no additional level converter inserted and timing constraints are satisfied, the algorithm
satisfies the level converter and timing constraints for an entire circuit.
7.1.5 Post Refinement
The last step of the algorithm is the post refinement, where an additional voltage scaling
is applied to the solution obtained from the previous steps, namely, retiming and ILP/LP
voltage scaling. The primary concern during voltage mapping discussed in Section 7.1.4
is to satisfy the LC and timing constraints. Thus, the focus is to accept voltage mapping
that never violates the timing constraint for each node, which results in a delay reduction
for each node in most cases. This delay change of a node affects the delay of all of its
downstream nodes in a directed graph and may allow additional power reduction among
them. Thus, a positive timing slack, resulting from the conservative voltage mapping, needs
to be propagated downwards to correctly reflect the slack change globally. However, the
voltage mapping does not perform static timing analysis (= timing slack re-computation)
upon the voltage mapping of each node because of its prohibitive runtime, which may hide
some power reduction opportunity. Thus, the voltage mapping based on the initial timing
slack is a primary source of non-optimality. In addition, the LP formulation discussed in
Section 7.1.3 may assign m(e) values that are not close to 0 or 1 for potentially many edges.
Thus, relying on a single threshold value to decide whether an edge is given a LC or not, is
another source of non-optimality.
Figure 58 shows the post refinement algorithm. The basic idea is to identify the nodes
with positive timing slack and tries to reduce their total power consumption by additional
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Post Refinement
input: retimed and voltage scaled solution
output: refined voltage scaling solution
// clustering
1. perform static timing analysis;
2. mark all nodes with positive timing slack;
3. form clusters among marked nodes;
4. sort clusters based on its size;
// main loop
5. for (each cluster C)
6. while (there is power reduction)
7. for (each node v ∈ C)
8. power gain(v, slk(v), C);
9. z = max power gain node;
10. commit voltage change for z;
11. update slack for downstream nodes of z;
Figure 58: The cluster-based post refinement algorithm that performs voltage scaling under
LC and timing constraints. Each cluster contains a set of reachable nodes with positive
timing slack.
voltage scaling under timing and LC constraints. This time, however, we examine the
impact of the proposed voltage scaling of each node on all affected nodes. Clustering is
performed based on timing slack, where each cluster contains a set of reachable nodes with
positive slack (line 1-4). In this case, the largest cluster is first visited (line 4) since the
exploration is limited to the nodes inside each cluster and thus the higher the number of
nodes examined to see the impact of voltage scaling the better. The algorithm visits each
cluster (line 5) and computes the total power gain for each node in the cluster (line 7-8).
During the power gain computation of each node v, the power reduction for v is computed
as well as all of its predecessor inside the cluster using the recursive algorithm power gain
shown in Figure 59 (to be discussed later). The node that results in the maximum power
reduction is selected and committed the voltage change (line 9-10). Lastly, the timing
slack for all downstream nodes of the max-gain node is computed (line 11). The algorithm
continues to target the same cluster until there is no further power gain (line 6).
Figure 59 shows the recursive algorithm that computes the total power gain of a given
node and all its predecessors inside the given cluster. The voltage scaling and thus the
delay increase of a node v reduces the timing slack of many of its downstream nodes. Thus,
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power gain (v, dly, C)
input: a node v ∈ C and timing slack dly
output: maximum power saving for v
1. mark v visited;
2. x = current voltage state of v;
// find best new voltage state
3. for (each voltage state i 6= x)
4. ∆p = power reduction from state x→ i;
5. ∆d = delay increase from state x→ i;
6. if (∆p > 0 and slk(v) > ∆d+ dly)
7. mark i feasible;
8. y = feasible voltage state with max ∆p;
9. dly = dly + ∆d based on x→ y;
10. tot gain = ∆p based on x→ y;
// recursive call
11. for (each non-visited fan-in u ∈ C)
12. if(slk(u) > dly)
13. gain = power gain(u, dly, C);
14. tot gain = tot gain+ gain;
15. return tot gain;
Figure 59: A recursive algorithm that computes the total power gain of a given node and
all of its predecessors from voltage scaling refinement.
it is unlikely that there exists any power saving opportunity via voltage scaling among the
downstream nodes. The upstream nodes of v, however, are not affected by the delay change
of v. Thus, the exploration is limited to v and its predecessors to examine the impact of
voltage scaling v. In addition, the reason that we limit the search to the nodes inside the
given cluster is because it is not possible for the zero-slack nodes outside the cluster to
accommodate the delay increase without timing violation. For a given node v, the power
saving and delay increase for each candidate power state are computed (line 3-7). Among
the feasible power states, the maximum total power reduction node is picked (line 8-10).
The algorithm visits the predecessors and keeps track of the power gain from them (line
11-14). Finally, the total gain is returned (line 15) as the final output.
Note that the computation of ∆p (line 4) and ∆d (line 5) considers the impact of
additional LC insertion. For instance, if the current Vdd is set to high for a given node u and
one of its fanout v is set to high-Vdd whilem(eu,v) = 0, the ∆p for high-to-low Vdd adjustment
for u should not only include the power saving from Vdd scaling but also the power increase
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from the LC that has to be inserted. In addition, the ∆d should include the delay increase
from high-to-low Vdd adjustment as well as the LC insertion. Moreover, this delay change
from Vdd adjustment further affects the subsequent Vth scaling and its corresponding leakage
power. Lastly, a similar argument applies when the impact of related LC removal from a
low-to-high Vdd adjustment is examined on dynamic/leakage/delay tradeoff.
7.2 Experimental Results
The algorithm named Retiming-based Voltage Scaling (RVS) is implemented in C++/STL,
compiled with gcc v3.2.2, and ran on a Pentium IV 2.4 GHz processor. The solutions to
the ILPs/LPs were found using the GNU Linear Programming Kit’s [51] version 4.5. The
benchmark set consists of nine sequential circuits from ISCAS89 benchmark. The following
technology parameters is used for 130nm process: Vdd high/low is set to 1.2V/0.6V. Vth
high/low is set to 0.23V/0.12V. The following delay values are used for the four voltage
configurations: high-Vdd/low-Vth = 1.0ps, high-Vdd/high-Vth = 1.24ps, low-Vdd/low-Vth =
2.53ps, and low-Vdd/high-Vth = 4.26ps. The delay, dynamic power, and leakage power of
each gate are computed according to [119, 19].
In Table 13 the impact of retiming objectives on the total power consumption is shown.
Two objectives are compared : minimum-FF vs maximum FF [19]. For each objective, we
report (i) total edge weight after retiming, (ii) actual number of FFs after retiming, (iii)
total power consumed by the gates/LC only, and (iv) total power consumed by the gates/LC
as well as FFs. Note that the total weight does not equal to the total number of FFs since a
single FF with multiple fanouts can replace several fanout edges with positive weights. The
ILP-based retiming is targeting the edge weights, not the actual FF count. It is observed
that the FF count indeed is lower under the min-FF objective. From the comparison of
gate-power, it is observed that the max-FF objective indeed produces comparable results
compared to the min-FF objective. However, the total power including FFs is much higher
for the max-FF objective. This proves that the power consumed by FFs can no longer
be ignored. Thus, we conclude that min-FF retiming is a better choice for total power
reduction if combined with the subsequent voltage scaling.
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Table 13: Impact of retiming objective. The total power includes the power consumed by
FFs.
min-FF retiming max-FF retiming
FF FF gate total FF FF gate total
ckt wgt cnt power power wgt cnt power power
s641 19 19 187.47 232.69 80 32 170.03 246.19
s713 19 19 199.46 244.68 94 37 181.92 269.98
s820 6 6 296.05 310.33 333 10 299.06 322.86
s832 6 6 299.99 314.27 345 10 307.47 331.27
s838 68 63 283.61 433.55 213 67 247.60 407.06
s1196 25 22 381.81 434.17 114 80 389.36 579.76
s1238 26 22 395.58 447.94 118 83 404.85 602.39
s1488 45 7 535.79 552.45 516 25 568.16 627.66
s1494 45 7 536.21 552.87 550 31 569.81 643.59
Table 14 shows the voltage scaling results of the RVS algorithm. The total number of
nodes under each Vdd/Vth configuration for each circuit is reported. The number of LCs
used is also reported. It is observed that the majority of nodes is assigned high-Vdd/high-
Vth. These nodes are often used to reduce the leakage power while meeting the timing
constraints. The usage of high-Vdd/low-Vth (maximum power, minimum delay) is inevitable
for timing critical nodes as a result of the timing constraints. However, the voltage scaling
was successful in keeping this portion low. The minimum power configuration (= low-
Vdd/high-Vth) is used heavily for almost all circuits to reduce the total power consumption.
It is interesting to note that the circuits with heavy low-Vdd/high-Vth usage tend to utilize
more LCs. The low-Vdd/low-Vth nodes also provide the same kind of effect as high-Vdd/high-
Vth nodes. However, the Vdd scaling has more impact on the delay increase than Vth scaling,
which is why low-Vdd/low-Vth nodes are not used as often as high-Vdd/high-Vth nodes due to
its larger delay (2.53ps vs 1.24ps). However, a straightforward extension of the formulation
can boost the usage of low-Vdd/low-Vth in case that dynamic power reduction is preferred
over leakage power.
Table 15 shows the breakdown of total power into leakage (for all gates), dynamic (for
all gates), LC power (dynamic+leakage) and FF power (dynamic+leakage). Note that
the power consumed by FFs is a dominant factor for several circuits (s838 and s1238, for
example). In addition, the dynamic power is still higher than leakage for 130nm technology.
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Table 14: Voltage scaling result for the RVS algorithm.
Vdd-L Vdd-L Vdd-H Vdd-H
ckt Vth-H Vth-L Vth-H Vth-L LC
s641 244 14 93 86 16
s713 257 12 92 90 17
s820 15 0 278 33 0
s832 15 0 276 33 0
s838 113 6 308 54 4
s1196 140 5 338 74 17
s1238 127 0 336 73 19
s1488 18 1 599 62 10
s1494 18 2 599 55 12
Table 15: Final power distribution
ckt leakage dynamic LC FF total
s641 61.69 114.21 11.57 45.22 232.69
s713 64.4 122.21 12.85 45.22 244.68
s820 31.33 264.72 0 14.28 310.33
s832 31.21 268.78 0 14.28 314.27
s838 50.53 230.51 2.57 149.94 433.55
s1196 62.13 308.74 10.94 52.36 434.17
s1238 58.64 324.08 12.86 52.36 447.94
s1488 63.13 466.22 6.44 16.66 552.45
s1494 60.51 467.98 7.72 16.66 552.87
The power consumed by LC is relatively small.
Table 16 shows a comparison among five voltage scaling methods in terms of total
power (= dynamic+leakage) consumption. The first one named INIT is when all nodes are
assigned to high supply and low threshold voltage. This serves as an upper bound on total
power consumption. Under CVS we report the Clustered Voltage Scaling results proposed
in [119]. The VVS algorithm proposed in [108] performs gate sizing as well as Vdd/Vth
scaling. The gate sizing part from the VVS algorithm is removed and the results under
MVVS (modified VVS) column is reported.3 The Retiming-based Voltage Scaling results
are reported under RVS column. In addition, the ILP problem discussed in Section 7.1.2
3After the backward pass in VVS algorithm, we try to assign high threshold voltage to as many nodes
as possible. This is a reasonable modification since there exists a significant room for power reduction when
gate sizing is not used.
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Table 16: Total power comparison among several voltage scaling algorithms. Retiming and
post refinement are performed for all five algorithms.
ckt INIT CVS MVVS LP ILP
s641 434.36 374.51 253.92 232.69 230.68
s713 458.06 392.36 268.73 244.68 243.39
s820 425.78 412.48 327.65 310.33 309.78
s832 428.96 415.66 331.59 314.27 312.58
s838 627.30 579.69 440.08 433.55 428.67
s1196 646.83 616.24 438.98 434.17 434.13
s1238 648.45 619.19 454.10 447.94 446.66
s1488 796.15 773.81 577.14 552.45 551.44
s1494 795.55 773.21 575.02 552.87 550.55
RATIO 1.00 0.94 0.69 0.66 0.66
TIME 28 sec 29 sec 35 sec 44 sec 1 day
without the LP relaxation is solved and the results are reported under the ILP column.
Due to its prohibitive runtime, we give 1-day for each circuit and report the best solution
discovered so far. Finally, we perform the min-power retiming discussed in Section 7.1.1
and the post refinement discussed in Section 7.1.5 for all five algorithms in comparison. It
is observed from the results that the RVS outperforms all other algorithms. In particular,
the improvement of RVS over MVVS is consistent while the runtime overhead is minimal.
In comparison to ILP, the RVS obtains results that are very close to the ILP but at a
fraction of runtime. Thus, the LP-relaxation and voltage mapping algorithms are effective
in generating high quality results within a short runtime.
7.3 Conclusions
This chapter presented the first work combines retiming and dual supply/threshold voltage
scaling for total power reduction. The solution consists of three steps: low power retiming,
ILP-based voltage scaling, and post refinement. The ILP formulation is relaxed into LP,
solve the LP in an iterative manner, and perform several heuristics to convert LP solutions
back to ILP. The related experiments show that we obtain solutions that are very close





PLACEMENT WITH STATISTICAL RETIMING
Process variations in digital circuits make circuit timing validation an extremely challenging
task. Variations on several high-impact intra-die process parameters such as effective gate
length, thin-oxide thickness, wire width/height, and so forth can easily invalidate the timing
predictions made before fabrication [12, 80, 84, 77, 2]. Therefore, statistical timing analysis
tools that model the gate and wire delay as probability distribution functions have become
increasingly popular for tackling timing validation under these process variations [62, 37,
10, 20, 4, 90, 73, 125, 91, 71, 3, 23, 65]. However, most of the existing studies focus on
combinational circuits or subcircuits (after flip-flop removal) and fail to address sequential
circuit timing validation directly. Recent work on statistical timing analysis for sequential
circuits [36] allows the user to model flip-flops (FFs) and use them to predict the timing
information after retiming. This work achieves a significant performance improvement by
exploiting retiming-aware timing slack.
As pointed out in Chapter 6, retiming is an important technique that allows circuits to
meet the timing target. This is even more important for microarchitecture-aware physical
planning when the system assumes that the target clock period can be met. With process
variations, the deterministic retiming technique as discussed in the last two chapters must
be modified. In this chapter, Statistical Retiming-based Timing Analysis (SRTA) for the
timing verification and optimization of sequential circuits under process variations is de-
veloped. First, a Statistical Bellman-Ford (SBF) algorithm is proposed for computing the
longest path length distribution for directed graphs with negative cycles. It is proved in
Section 8.1 that a statistical extension of the original Bellman-Ford algorithm correctly com-
putes the longest path length distribution for the true distribution but at a very slow rate.
Next, it is shown that two straightforward extensions of the Bellman-Ford algorithm for
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statistical analysis cannot guarantee the correctness of the results. Then, a SBF algorithm
is proposed that closely approximates and efficiently computes the statistical longest path
length distribution if there exists no positive cycle or detects one if the circuit is likely to
have a positive cycle. The SBF algorithm is integrated into SRTA. SBF checks for the fea-
sibility of the target clock period distribution for retiming analysis. Finally, it is shown that
the final critical path delay distribution after retiming is the statistical maximum among
all primary outputs and all feedback vertices. Monte Carlo simulation is used to validate
the accuracy of the SRTA algorithm.
The SRTA algorithm is integrated into a mincut-based global placer to optimize sta-
tistical longest paths in sequential circuits. The placer performs multi-level bipartitioning
recursively until the desired number of partitions is obtained. Then, the SRTA algorithm
for computing statistical critical paths that considers retiming is performed. The placer
then tries to place these paths into a single partition.
The remainder of this chapter is organized as follows. Section 8.1 describes our statistical
Bellman-Ford algorithm. Section 8.2 presents the statistical retiming-based algorithm and
its application in mincut-based global placement. The experimental results are presented
in Section 8.3. Section 8.4 concludes this chapter.
8.1 Statistical Longest Path Analysis
8.1.1 Statistical Bellman-Ford Algorithm
First, some quantities in probability theory that are required to develop algorithms are
defined. For more precise definitions of these quantities, see [40, 11]. Then, a statistical
version of the Bellman-Ford algorithm that correctly solves the statistical longest path
problem defined below is introduced.
Let Ω be the set of outcomes of a fabrication process. A subset of Ω is called an event.
Let P be a function that assigns a probability to each event. A random variable X : Ω→ R∗
maps each outcome to a number in the extended real line R∗ , [−∞,∞]. The probability
that a random variable X takes a value in a subset M of R∗ is P[$|X($) ∈ M ]. Assume
that the probability P determines the joint (and hence, the marginal and conditional)
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distribution of all random variables of interest.
Let G = (V,E) be a directed graph with a source node s and a sink node t, and
w : E × Ω→ R be an associated edge-length function, which is a random variable for each
edge (u, v) ∈ E. Without loss of generality, it is assumed that there is no weight on the
nodes (since the weights on nodes can be pushed to their fan-in edges). Let K denote the
number of directed simple (i.e., no cycles) s − t paths in G, and li : Ω → R denote the
length of the ith path, i = 1, . . . ,K. Also, let G($) be the graph G with length w(u, v)($)
on edge (u, v) ∈ E. If X is the longest path of G, it is defined as follows: for each $ ∈ Ω,
X($) = max{l1($), . . . , lK($)}, if there is no positive cycle in G($), and X($) = ∞,
otherwise. The distribution of X is determined by the probability P as mentioned above.
The Statistical Longest Path Problem is defined as that of finding the distribution of the
longest s− t path in G = (V,E) with edge-length function w : E × Ω→ R.
First, the Bellman-Ford (BF) algorithm is extended to obtain the outcome-by-outcome
Statistical Bellman-Ford algorithm (oSBF). An illustration is shown in Figure 60. As op-
posed to updating a certain set of constants (such as arrival times a[i]) in the BF, at each
step of the oSBF, updating certain random variables that are functions of Ω is required by
updating their values for each outcome $ ∈ Ω. As a result, the complexity of the oSBF is
high when the number of possible outcomes is large. In fact, when the random variables
are continuous, such as uniform random variables, Ω has uncountably many elements and
the oSBF cannot be carried out in practice. However, its properties, which are proved next,
are useful for the approximation algorithm that is presented in the following section. Note
that the Monte Carlo simulation can be considered as an approximated version of the oSBF
in which certain elements of Ω are sampled according to the probability P. The following
theorem proves the correctness of the oSBF algorithm.
Theorem 2 If P[$|G($) has a positive cycle] = 0, then a[i] from the oSBF has the same
distribution as that of the random variable representing the longest path from s to i, i ∈ V .
Otherwise, the oSBF returns FALSE.
Proof: For each outcome $ ∈ Ω, the oSBF is equivalent to the BF, which correctly
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oStatistical Bellman-Ford(G,w, s, t)
Initialization Step
for (each v ∈ V )
a[v]($)← −∞,∀$ ∈ Ω;
a[s]($)← 0,∀$ ∈ Ω;
Stop($)← NO,∀$ ∈ Ω;
g($)← −1,∀$ ∈ Ω;
iter ← 1;
Relaxation Step
while (Stop($) = NO for some $ ∈ Ω and
iter < |V |)
iter ← iter + 1;
Ω̃← {$ ∈ Ω|Stop($) = NO};
Stop($)← YES, ∀$ ∈ Ω̃;
for (each v ∈ V )
for (each $ ∈ Ω̃)
for (each edge (u, v) ∈ E)
if a[v]($) < a[u]($) + w(u, v)($);
then a[v]($)← a[u]($) + w(u, v)($);
Stop($)← NO;
Positive Cycles Detection Step
for (each (u, v) ∈ E)
for (each $ ∈ Ω)
if (a[v]($) < a[u]($) + w(u, v)($))
g($)← +1;
Output Step
if (P[$|g($) = +1] > 0)
then return FALSE;
else return TRUE and a[t];
Figure 60: A description of outcome-by-outcome Statistical Bellman-Ford (oSBF) algo-
rithm
calculates the lengths of the longest s − i paths a[i]($), i ∈ V or correctly identifies a
positive cycle in G($). Hence, when the oSBF terminates, the function (random variable)
a[i] and the longest s − i path are equal on Ω1 , {$ ∈ Ω|G($) has no positive cycles}
and are different on Ω2 , {$ ∈ Ω|G($) has a positive cycle}. If P[Ω2] = 0, then they are
equal with probability one and hence have the same distribution. Otherwise, there is a high
probability that there is a positive cycle, and therefore the oSBF returns FALSE.
Backward edges and backward nodes are defined as follows:
Definition 1 For a given order of nodes P , (u, v) ∈ E is a forward edge if u precedes v in
P , and a backward edge, otherwise. In the latter case, node u is called a backward node.
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Lemma 3 If a node order L = {s, v1, . . . , vn, t} is used in the relaxation step of the oSBF,
after j relaxation iterations, a[i] from oSBF is the random variable representing the longest
(possibly not simple) s−i path in G that contains j−1 or fewer (possibly repeated) backward
edges.
Proof: Let B denote the set of all backward edges associated with the order L. Then
the subgraph GB , (V,E \B) is a directed acyclic graph (DAG). The update step for node




a[u] + w(u, i)
]
, (68)
where FI(i) , {u ∈ V |(u, i) ∈ E} is the set of fan-ins of node i. At the first iteration of
the relaxation step, when a[i] is updated, a[u] = −∞ for all backward fan-ins u ∈ FIb(i) ,
{u ∈ FI(i)|(u, i) ∈ B} because from Definition 1, nodes u ∈ FIb(i) come after node i in the
order and hence have not been updated. Thus, at the first iteration of the relaxation step,
it is sufficient to perform relaxation on GB. Since GB is a DAG, and L is a topological
order of GB, a[i] represents the longest s− i path that contains zero backward edges after
the first relaxation step.
Now suppose that the result of Lemma 3 is true up to some j ≥ 1 (Induction Hypothesis
1: IH 1). At iteration j + 1 of the relaxation step, it can be proved by induction that after
a[i] is updated using (68), it represents the longest s−i path containing, at most, j backward
edges. Consider the update for node v1. Since s is the only node that precedes v1 in L, all
other nodes u ∈ FI(v1) are all updated after v1. By IH 1, a[u] represents the longest s− u
path with, at most, j − 1 backward edges for all u ∈ FI(v1). From (68), the updated a[v1]
is the longest s − v1 path with, at most, j backward edges because any s − v1 path with
c > 0 backward edges has the last edge being a backward edge, and removing such an edge
results in a path with c− 1 backward edges.
Suppose that a[vi], i = 1, . . . , r are now the longest s−vi paths with, at most, j backward
edges for some r ≥ 1 (Induction Hypothesis 2: IH 2). Similarly, from (68), the updated
a[vr+1] is the longest s− vr+1 path with, at most, j backward edges because any s − vr+1
path with c > 0 backward edges either has the last edge being a backward edge or or has
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the last edge being a forward edge. If the last edge is a backward edge, then removing such
an edge results in a path with c − 1 edges (this case corresponds to u ∈ FIb(vr+1), whose
a[u] are, from IH 1, the longest s − u paths with, at most, j − 1 backward edges), If the
last edge is a forward edge, then removing such an edge results in a path with c backward
edges (this case corresponds to u ∈ FIf (vr+1) , {u ∈ FI(vr+1)|(u, vr+1) 6∈ B}, whose a[u]
are, from IH 2, the longest s − u path with, at most, j backward edges). This completes
the proof.
The following theorem improves the bound on the number of iterations of the relaxation
step when there is no positive cycle. oSBF automatically terminates once the number of
relaxation iterations reaches this bound (by the condition Stop($) = YES for all $ ∈ Ω).
However, this is not true when the distribution of each a[i] is approximately updated. Hence,
the bound from this theorem will be useful for our approximation algorithm.
Theorem 4 If P[$|G($) has a positive cycle] = 0, and a node order L = {s, v1, . . . , vn, t}
is used in the relaxation step of the oSBF, then after k + 1 iterations, a[i] from oSBF has
the same distribution as that of the random variable representing the longest path from s
to i, i ∈ V , where k is the maximum number of connected backward nodes that can be in a
simple s− t path in G.
Proof: Since G has no positive cycles with probability 1, the longest s − t path is a
simple path with probability 1. According to the definition of k, the longest path has, at
most, k backward nodes and hence, at most, k backward edges. The theorem follows from
Lemma 3.
The result from Theorem 4 can be applied to approximation methods that are similar to
the oSBF, except at each iteration, a[i], i ∈ V is approximately updated. More specifically,
if a[i] is a good approximation to the actual a[i] obtained from the oSBF, then after k + 1
iterations, a[i], obtained from the approximation method, is also a good approximation of
the actual longest s− i path. Hence, when there is no positive cycle with probability 1, we
can stop the approximation algorithm after k + 1 iterations.
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8.1.2 Limitation of the Bellman-Ford Extensions
To the best of our knowledge, all proposed analytical models for statistical timing analysis
suffer from the error introduced by the maximum function. This is because the output
of the maximum function results in a new form of distribution. Unlike the true distribu-
tion, the Bellman-Ford algorithm can return incorrect results because of the error from
approximated distributions (such as the normal distribution approximation for the delay
distribution). This is because the original Bellman-Ford algorithm is not designed to toler-
ate errors resulting from statistical computation.
More precisely, it is typically assumed that the joint distribution of arrival times is fully
characterized by vectors of parameters θi, i ∈ V , which belong to a certain set Θ, which
is closed under addition1. For example, when each node is assumed to be independently
normally distributed, a two-dimensional vector [µi, σ
2
i ]
′ ∈ R× [0,∞) can be used to describe
the mean and variance of the arrival time of node i. Let fmax : Θ × Θ → Θ denote the
maximum function that approximates the distribution of the maximum function by the
distribution characterized by a vector in Θ. In this subsection, two examples are used to
demonstrate the drawback of simple extensions of the Bellman-Ford algorithms.
The first extension is to use the Bellman-Ford algorithm to report positive cycles, as in
statistical timing analysis. An illustration of the oSBF algorithm is shown in Figure 61(a).
In this case, it reports a positive cycle when the original graph has no positive cycle. At the
first iteration, an input arrives at node A with value a. Flip-flop B, buffer C, and gate D
have delay b, c, and d, respectively. The output value of nodeD isD(1) = fmax(a,C
(0))+d =
a+ d, where C(0) denotes the vector describing the distribution of the arrival time of gate
C at iteration 0. After the signal propagates through flip-flop B and gate C, the new value
of node D becomes D(2) = fmax(a, a + d + b + c) + d. Let 4
(2) = D(2) −D(1) denote the
change in the value of node D. Now if d+ b+ c is originally negative with probability 1, but
its distribution is approximated by that of a negative-mean random variable with a small
probability of being positive (for example, a normal random variable with mean equals
1A set A is closed under addition if for any a, b ∈ A, we have a + b ∈ A. This assumption leads to an












Figure 61: Illustration of Bellman-Ford update
-10 and variance equals 9), then it cannot be concluded that 4(2) will be a zero vector.
Alternatively, even if the true distribution is initially used, the error from the maximum
function could result in the same situation. After one more iteration of the Bellman-Ford,
D(3) = fmax(a,D
(2) +b+c)+d = D(2) +4(3). A similar argument shows that 4(3) may not
be a zero vector either. It can be concluded from related experiments that 4(i), i = 1, 2, . . .
are small but might not become zero vectors after the |V | iterations; consequently, the
algorithm reports a positive cycle.
The second extension to the Bellman-Ford algorithm is to introduce the error bound on
the longest path length distribution updates, which is referred to as the error-bounded Sta-
tistical Bellman-Ford (eSBF) algorithm.2 Specifically, when the change in the distribution
(for example the norm of 4(i)) is less than such a bound, it is considered as no update.
Although imposing a positive error bound δ can help the Bellman-Ford algorithm terminate
when the graph has no positive cycle, it could cause the Bellman-Ford algorithm to stop
too early, when δ is too large. Consequently, from Lemma 3, some paths are not considered
if the algorithm stops before k + 1 iterations. Figure 61(b) shows an example in which the
delay from path A is ignored as follows: if the change of the arrival time at D resulting
from delay propagated through A, which is 4(i+1) = fmax(fmax(D
(i) + c, b), a) + d −D(i),
is considered to be small with respect to the error bound δ, and the arrival time of node
A has no further update, the algorithm could terminate without updating D. Hence, the
2We use this algorithm in comparison with other Bellman-Ford extensions.
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information from path A is not propagated to the calculation of some other arrival times.
As a consequence, the distribution of some s− t paths that contain path A is not accounted
for. Depending on the circuit structure, the total error resulting from this early termination
could result in large error in arrival times.
8.1.3 Statistical Bellman-Ford Algorithm
The last extension of the Bellman-Ford algorithm, referred to as the k-Statistical Bellman-
Ford (kSBF) algorithm, is shown in Figure 62. This is an algorithm that closely approxi-
mates and efficiently computes the longest path length distribution of directed graphs with
negative cycles. kSBF is used in the statistical retiming-based timing analysis (SRTA) in-
troduced in the next section. First, a depth-first search algorithm is called to identify all
backward edges and sort all nodes in a topological order. For each backward node, the
depth-first search DFS ′ is called by setting this backward node as a source node. DFS ′
returns the maximum number of connected backward nodes reachable by a simple path
from the given source. The maximum number of connected backward nodes of the graph
(=k) is the largest number obtained by the DFS ′ algorithm. Note that this reachability
algorithm needs to be performed only once. If all backward nodes are likely to be connected,
the reachability step is not required, and instead, the total number of backward nodes can
be used.
After the maximum number of connected backward nodes of the graph is found, the
arrival times of all nodes are initialized. Next, the relaxation step is called. For the statistical
longest path computation, k + 1 iterations are required. After the relaxation is done,
all simple paths from source to sink are considered according to Theorem 4. Then, the
statistical positive cycle detection algorithm proposed in [27] is used. If the probability
of having no positive cycle is less than an acceptable probability, the algorithm returns
FALSE, otherwise it returns TRUE.
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Statistical Bellman-Ford(G,w, s, t,Pa)
Reachability Check Step
DFS(s); // find all backward edges
backward node← 1;
for (each v ∈ V )
if (backward edge connected to v)
backward node← backward node+ 1;
list backward node← v;
max k ← 0;
for (each v ∈ list backward node)
k ← DFS’(v); // backward nodes connected with v
if (max k < k)
k ← max k;
Initialization Step




for (iter ← 1 to k + 1)
for (each v ∈ V )
a[v]← maxu∈FI(v)
[
a[u] + w(u, v)
]
;
Checking Positive Cycles Step
P(cycle)← check pos cycle();
Output Step
if (P(cycle) ≤ Pa)
then return FALSE;
else return TRUE and a[t];
Figure 62: k-Statistical Bellman-Ford algorithm (kSBF) used in our statistical retiming-
based timing analysis(SRTA)
8.2 Global Placement with Statistical Retiming
8.2.1 Modeling Delay Distribution
In this chapter, the delay distribution model is based on [125]. It is assumed that the delay
of each gate and wire has a Gaussian distribution. The Elmore delay model is used for the























where d0int is the expected value of wire delay. Γg and Γint are the set of grids where all the






are random variables representing the variation over the expected value of transistor length,
transistor width, and metal thickness, respectively (similar to [20]). The differentiations are
derived based on the transistor and wire delay model from [95, 122, 103]. A 10% variation
in each process parameter term is assumed in this study.
The principal component analysis technique (PCA), similar to [20], is used to derive the
first-order form for arrival and required time delay distribution. The basic idea of PCA is
to classify the input coefficients into orthogonal terms so that each coefficient term is un-
correlated. Reconvergent correlation can be efficiently handled by PCA. A grid hierarchical
model is used for spatial correlation similar to [20]. If two gates are located near each other,
they are more correlated than when they are far apart.
Four operations involved during statistical sequential arrival time and statistical required
time computation are maximum, minimum, addition, and subtraction. The addition and
subtraction of two Gaussian distributions result in another Gaussian distribution. The
coefficient of each term in the first-order model can be added and subtracted directly. The
maximum and minimum functions require the tightness probability calculation from [125],
which is derived from [29, 16]. Based on this model and the assumption that the maximum
and/or minimum of two Gaussian distributions result in a new Gaussian distribution, the
coefficient results can be expressed as the summation of the product between the input
distributions and the tightness probabilities.
8.2.2 Statistical Retiming based Timing Analysis
Similar to retiming-based timing analysis (RTA) [36], which is based on the Bellman-Ford
longest path computation, statistical retiming-based timing analysis (SRTA) can be com-
puted by using the k-statistical Bellman-Ford algorithm(kSBF) (see section 8.1). The sta-
tistical required time and the statistical arrival time are used to compute the statistical
slack. The statistical slack is then used to identify the criticality of the cells and the nets.
Unlike in the deterministic case, the statistical sequential required time cannot be computed
at the same time as the statistical sequential arrival time because the distribution of the
arrival time at the sink is not yet known until the statistical sequential arrival times of all
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Figure 63: Positive cycle
nodes are computed. Note that the statistical sequential required time uses the minimum
operation instead of the maximum operation.
Another difference from the kSBF algorithm is the early exit condition. In deterministic
retiming-based timing analysis, the algorithm can perform early exit when the arrival time
at the sink node exceeds the target clock period. In particular, if the graph has a positive
cycle, performing the longest path computation over that cycle can cause the arrival time of
the sink node to exceed the target clock period. This still holds in the statistical case, that
is, if the expectation of the summation of the gate and wire delay over a cycle is positive,
then the arrival time of the sink can exceed the target clock period. This condition can
be used for the algorithm to terminate early. However, one has to be aware that if the
expectation of the summation of the gate and wire delay over a cycle is negative, it does
not mean that there is no positive cycle, as shown in Figure 63. A cycle could be negative
in terms of the mean value, but there is a high probability that a positive cycle exists. Also
note that a strict condition (mean plus three times standard deviation less than zero) should
be used for verifying a positive mean in a statistical case. In other words, the expectation
of the summation along a cycle should be less than some positive ε value to ensure that the
early exit condition comes from positive mean cycles, not from an error from approximation.
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8.2.3 Bounds on Target Clock Period
In this subsection, a theoretical result on the bounds of the target clock period, φ, which
will be useful in the binary search procedure is provided. Recall that the target clock period
is set to the smallest value for which the graph G = (V,E) has no positive cycle, and the
arrival time of the sink node, a[t], is no larger than φ. Let the delay of the ith directed
simple s − t path in G be represented by li = ψi − κiφ, where ψi denotes the sum of the
gate and wire delays along path i, and κi denotes the number of flip-flops in path i. Let C
denote the number of directed cycles in G, and ζj = ξj − σjφ denote the total delay of the
jth directed cycle, where ξj denotes the sum of the gate and wire delays along cycle j. σj
denotes the number of flip-flops in cycle j. Now φ is the smallest number that satisfies
φ ≥ a[t] = max
i=1,...,K
{ψi − κiφ} (69)
ζj = ξj − σjφ ≤ 0 j = 1 . . . , C. (70)
















Recall that each gate and wire delay is a random variable, and hence, ψi and ξj , which are





values of φ obtained from (71) when all the gate and wire delays are replaced by their lower
bounds (best case), means (average case), and upper bounds (worst case), respectively. It
is obvious that φ, which is a random variable, is in [φld, φ
u
d ] with probability 1. Moreover,
as will be shown in the theorem below, the mean of φ is bounded below by φmd .
Theorem 5 Let E[φ] be the mean (expected value) of φ. Then, φld ≤ φ ≤ φ
u
d with probability
1, and φmd ≤ E[φ].




, i = 1, . . . ,K φ ≥
ξj
σj
, j = 1, . . . , C
Since the ψi and ξj are the sum of the gate and wire delays, and κi and σj are constants,
the expected values of the right-hand terms of the inequalities above can be obtained by
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replacing all the gate and wire delays by their means. As a result, taking the expectation
on both sides of the inequalities shows that the mean of φ is greater than each right-hand
term under a deterministic average case. This implies that the mean of φ is greater than
the maximum of all such terms, which is φmd .




d can be obtained by solving deterministic longest path
problems.
8.2.4 Mincut-based Constructive Placement
The SRTA algorithm is integrated into a mincut-based global placer to optimize statis-
tical longest paths in sequential circuits. The placer performs multi-level bipartitioning
recursively until the desired number of partitions is obtained. Then, statistical retiming-
based timing analysis is used to compute statistical critical paths that consider retiming.
The placer then tries to place these paths into a single partition. Unlike the deterministic
Bellman-Ford, which can stop before |V | − 1 iterations if there is no update in the graph,
the kSBF algorithm requires k+1 iterations before it can terminate. In addition, the kSBF
requires a maximum function computation and the arrival time distribution propagation
along the circuit and hence it tends to be much slower compared with the deterministic
approach. To alleviate this problem, tighter upper and lower bounds on the target clock
period are used to accelerate the binary search process in Theorem 5. The feasible clock
period of the circuit has to be between the mean of the deterministic RTA and the worst
case of the deterministic RTA.
8.2.5 Retiming Delay Distribution
Unlike the statistical longest path, which can report the delay of the sink node as the output
delay of the graph, calculating the retiming delay distribution is more complex. Note that
the combinational delay distribution can be computed as the maximum distribution of all
the primary output nodes. A heuristic algorithm to calculate the retiming delay distribution
is proposed. Given a sequential circuit, the retiming delay distribution is a function of the
longest path distribution of the graph and the maximum mean cycle. Given an acyclic
graph, the retiming delay distribution is the delay distribution of the sink node. On the
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Figure 64: Impact of cycle on retiming delay distribution
other hand, if the graph has critical cycles with the cycle delay close to zero in the worst
case, the maximum mean cycles can have an impact on the retiming delay distribution
similar to the deterministic case [60].
However, identifying the statistical maximum mean cycle itself is not trivial and warrants
further research. A heuristic to identify the distribution of the cycle is used. Note that if
the cycle is critical, the worst case delay distribution of the gate and wire delays along
that cycle can closely approach zero. The maximum mean cycle can be approximated by
shifting the distribution of the cycle to the value of the target clock period. Consider the
deterministic case example shown in Figure 64. Suppose the value of the gate delay is one,
and the wire delay is zero. Based on retiming-based timing analysis, the delay of the sink
node is three. However, the feasible clock period is eight because of the critical cycle. The
retiming delay distribution can be approximated by taking the maximum function between
the arrival time of the sink node and the distribution of the cycle. For example, if the
cycle has a large negative delay value, (after shifting the cycle the delay distribution will
be far less than the target clock period). Hence, this cycle will not have much impact
during the computation of the retiming delay distribution. On the other hand, if this cycle
is critical, its distribution will have larger impact during the computation of the retiming
delay distribution.
8.3 Experimental Results
The SRTA algorithms are implemented in C++/STL, compiled with gcc v3.2.2, and run on
a Pentium IV 2.4 GHz machine. The benchmark set shown in Table 17 consists of six big
circuits from the ISCAS89 and five big circuits from the ITC99 suites. k+ 1 is the number
of iterations required by the k-statistical Bellman-Ford (kSBF) algorithm. BW represents
the number of backward edges in the graph.
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Table 17: Benchmark circuit characteristics
ckt gate PI PO FF k + 1 BW
s5378 2828 36 49 163 76 95
s9234 5597 36 39 211 239 354
s13207 8027 31 121 669 510 637
s15850 9786 14 87 597 495 699
s38417 22397 28 106 1636 1444 1660
s38584 19407 12 278 1452 1860 2054
b14o 5401 32 299 245 451 616
b15o 7092 37 519 449 988 1408
b20o 11979 32 512 490 1486 2197
b21o 12156 32 512 490 1511 2209
b22o 17351 32 725 703 1870 2770
Table 18 shows a comparison of the results obtained by using the Monte Carlo simula-
tion, the modified Bellman-Ford algorithm with the error bound (eSBF), and the modified
Bellman-Ford with k+ 1 iterations (kSBF) on 8x8 dimension. The Monte Carlo simulation
is performed using 10,000 samples. The expectation (mean) and standard deviation (sigma)
of the retiming delay distribution are reported. Note that both the eSBF and the kSBF
provide results close to the Monte Carlo simulation results, especially in terms of the mean
value. The kSBF provides more accurate results than the eSBF because, as pointed out in
Section 8.1, the eSBF can ignore some paths during its computation. Note that it is possi-
ble that the eSBF outperforms the kSBF since the kSBF may require more iterations than
necessary. Because of the error arising from the analytical model, the higher the number of
iterations, the more errors can be accumulated. However, for most of the cases, the kSBF
is more accurate that the eSBF. Both the eSBF and the kSBF substantially outperform
the Monte Carlo simulation in terms of runtime. The runtime reported in all tables is the
average runtime. The kSBF, however, requires longer runtime than the eSBF because it
requires a higher number of iterations than the eSBF.
Figure 65 shows the comparison in terms of delay distribution among the Monte Carlo
simulation, the eSBF, and the kSBF on s5378 benchmark. The solid, dotted, and dashed
lines represent the Monte Carlo simulation, the eSBF, and the kSBF, respectively. Results
show that the kSBF can provide a distribution similar to that of the Monte Carlo simulation.
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Table 18: The comparison between the deterministic Monte Carlo simulation, the eSBF,
and the kSBF on 8x8 dimension
ckt monte eSBF kSBF
mean std.dev. mean std.dev. mean std.dev.
s5378 179.65 6.27 163.29 5.49 179.47 6.51
s9234 229.24 16.18 164.58 7.14 225.531 10.5073
s13207 304.93 13.27 279.47 8.72 305.7588 13.0487
s15850 363.16 15.83 317.32 7.57 363.373 15.7213
s38417 187.11 4.53 184.95 5.28 189 8.4122
s38584 437.02 19.41 399.62 10.45 436.7471 19.3315
b14o 161.19 10.70 117.42 5.37 160.4306 5.3107
b15o 247.00 10.00 212.72 18.45 247.8771 10.2265
b20o 259.68 9.03 229.16 6.12 267.126 9.3349
b21o 267.57 6.18 240.01 4.08 267.984 9.2448
b22o 286.63 18.92 300.49 25.17 320.6154 15.2599
runtime 21 days 2.7 hours 3.7 hours
In this case, it shows that the kSBF is better since the eSBF stops early and can ignore
some paths.
8.4 Summary
In this chapter, a SBF algorithm is proposed to compute the longest path length distribution
for directed graphs with cycles. The SBF algorithm is used in Statistical Retiming-based
Timing Analysis (SRTA). It is used to check for the feasibility of the given target clock
period distribution for retiming. The Monte Carlo simulation validates the accuracy of
the SRTA algorithm. SRTA is used to guide a global placement with retiming to optimize
statistical longest paths in sequential circuits.
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Figure 65: The Distribution Comparison among the Monte Carlo simulation (solid), the




In deep submicron technology, wire delay will be the major problem for high performance
microprocessor design. Transistor delay will scale down when feature size is reduced, but
wire delay will not. With this wire delay impact, different module location or module size
in the physical design stage can result in different microprocessor performance. In this
dissertation, we propose a new paradigm for microprocessor design by combining it with
physical design to address wire delay issue in microarchitecture design stage. With known
module location and size in microarchitecture stage, performance of target microprocessor
can be calculated early in this design stage. We show that our microarchitectural floor-
planning can result in up to 40% performance improvement. Furthermore, we extend our
microarchtectural floorplanning to 3D-IC, which is a technique developed to address wire
delay issue. Our results show that we can achieve the performance improvement close to
that of the case when there is no wire delay between modules. In addition, we also propose
fast gradient search that helps identify module sizes in shorter runtime compared with the
limited runtime brute force search, but with higher quality. The initial framework assumes
that target clock period can be met by inserting flip-flops on the system. However, inserting
flip-flops on the gates can change functionality of the circuit. The retiming technique that
can maintain circuit functionality is studied here. With target clock period as the con-
straint, there is available slack due to the unbalanced circuits. To utilize this slack, we use
power minimization techniques such as putting heavily switching gates closer together in
placement or voltage assignment to reduce power consumption without delay penalty. We
show that up to 20% and 34% power reduction can be achieved using placement and voltage
scaling techniques respectively. Finally, we show that in the presence of process variation
the retiming technique has to be modified to support statistical timing analysis. We propose
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